Skip to main content

Fast, Efficient and Predictable Memory Accesses

Optimization Algorithms for Memory Architecture Aware Compilation

  • Book
  • © 2006

Overview

  • Focus on the increasing importance of memory system design in embedded systems
  • Solutions to the problems of energy-inefficient and slow memory systems with unpredictable access times
  • Demonstration of the benefits of exploiting architectural features at the compiler level
  • Unified overview and representation of memory and processor timing, energy and simulation models
  • The first book to consider the positive effects of scratchpad memories on worst case execution time analysis
  • 3875 Accesses

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 16.99 USD 84.99
Discount applied Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (8 chapters)

Keywords

About this book

Fast, Efficient and Predictable Memory Accesses presents techniques for designing fast, energy-efficient and timing predictable memory systems. By using a careful combination of compiler optimizations and architectural improvements, we can achieve more than what would be feasible at one of the levels in isolation. The described optimization algorithms achieve the goals of high performance and low energy consumption. In addition to these benefits, the use of scratchpad memories significantly improves the timing predictability of the entire system, leading to tighter worst case execution time bounds (WCET). The WCET is a relevant design parameter for all timing critical systems. In addition, the book covers algorithms to exploit the power down modes of main memories in SDRAM technology, as well as the execute-in-place feature of Flash memories. The final chapter considers the impact of the register file, which is also part of the memory hierarchy.

Authors and Affiliations

  • University of Dortmund, Germany

    Lars Wehmeyer, Peter Marwedel

About the authors

Prof. Peter Marwedel is well established within the Electronic Design Automation community, he has co-authored four books with us and also published his best-selling Embedded Systems Design (text)book with Springer.

Bibliographic Information

Publish with us