Skip to main content
  • Book
  • © 2005

New Algorithms, Architectures and Applications for Reconfigurable Computing

  • Unique record of the state of the art in research into field programmable logic and reconfigurable computing
  • Exciting research disciplines that span the traditional boundaries of electronic engineering and computer science
  • Combining the skills of both research communities to address the challenges of a single research discipline they serve as a catalyst for innovative research
  • The work reported in the chapters of this book captures that spirit of that innovation
  • Includes supplementary material: sn.pub/extras

Buy it now

Buying options

eBook USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (24 chapters)

  1. Front Matter

    Pages i-xvii
  2. Architectures

    1. Extra-dimensional Island-Style FPGAs

      • Herman Schmit
      Pages 3-13
    2. A Tightly Coupled VLIW/Reconfigurable Matrix and its Modulo Scheduling Technique

      • Bingfeng Mei, Serge Vernalde, Diederik Verkest, Rudy Lauwereins
      Pages 15-28
    3. Stream-based XPP Architectures in Adaptive System-on-Chip Integration

      • Jürgen Becker, Martin Vorbach
      Pages 29-42
    4. Core-Based Architecture for Data Transfer Control in SoC Design

      • Unai Bidarte, Armando Astarloa, Aitzol Zuloaga, José Luis Martín, Jaime Jiménez
      Pages 43-54
    5. Customizable and Reduced Hardware Motion Estimation Processors

      • Nuno Roma, Tiago Dias, Leonel Sousa
      Pages 55-66
  3. Methodologies and Tools

    1. Enabling Run-time Task Relocation on Reconfigurable Systems

      • J-Y. Mignolet, V. Nollet, P. Coene, D. Verkest, S. Vernalde, R. Lauwereins
      Pages 69-80
    2. A Unified Codesign Environment

      • Theerayod Wiangtong, Peter Y.K Cheung, Wayne Luk
      Pages 81-91
    3. Mapping Applications to a Coarse Grain Reconfigurable System

      • Yuanqing Guo, Gerard J.M. Smit, Michèl A.J. Rosien, Paul M. Heysters, Thijs Krol, Hajo Broersma
      Pages 93-103
    4. Run-time Defragmentation for Dynamically Reconfigurable Hardware

      • Manuel G. Gericota, Gustavo R. Alves, Miguel L. Silva, José M. Ferreira
      Pages 117-129
    5. A Low Energy Data Management for Multi-Context Reconfigurable Architectures

      • M. Sanchez-Elez, M. Fernandez, R. Hermida, N. Bagherzadeh
      Pages 145-155
    6. Dynamic and Partial Reconfiguration in FPGA SoCs: Requirements Tools and a Case Study

      • Fernando Moraes, Ney Calazans, Leandro Möller, Eduardo Brião, Ewerson Carvalho
      Pages 157-168
  4. Applications

    1. Design Flow for a Reconfigurable Processor

      • Alberto La Rosa, Luciano Lavagno, Claudio Passerone
      Pages 171-181
    2. IPsec-Protected Transport of HDTV over IP

      • Peter Bellows, Jaroslav Flidr, Ladan Gharai, Colin Perkins, Pawel Chodowiec, Kris Gaj
      Pages 183-194
    3. Fast, Large-scale String Match for a 10 Gbps FPGA-based NIDS

      • Ioannis Sourdis, Dionisios Pnevmatikatos
      Pages 195-207
    4. Architecture and FPGA Implementation of a Digit-serial RSA Processor

      • Alessandro Cilardo, Antonino Mazzeo, Luigi Romano, Giacinto Paolo Saggese
      Pages 209-218
    5. Division in GF(p) for Application in Elliptic Curve Cryptosystems on Field Programmable Logic

      • Alan Daly, William Marnane, Tim Kerins, Emanuel Popovici
      Pages 219-229
    6. A New Arithmetic Unit in GF(2M) for Reconfigurable Hardware Implementation

      • Chang Hoon Kim, Chun Pyo Hong, Soonhak Kwon, Yun Ki Kwon
      Pages 231-249

About this book

New Algorithms, Architectures and Applications for Reconfigurable Computing consists of a collection of contributions from the authors of some of the best papers from the Field Programmable Logic conference (FPL’03) and the Design and Test Europe conference (DATE’03). In all, seventy-nine authors, from research teams from all over the world, were invited to present their latest research in the extended format permitted by this special volume. The result is a valuable book that is a unique record of the state of the art in research into field programmable logic and reconfigurable computing.

The contributions are organized into twenty-four chapters and are grouped into three main categories: architectures, tools and applications. Within these three broad areas the most strongly represented themes are coarse-grained architectures; dynamically reconfigurable and multi-context architectures; tools for coarse-grained and reconfigurable architectures; networking, securityand encryption applications.

Field programmable logic and reconfigurable computing are exciting research disciplines that span the traditional boundaries of electronic engineering and computer science. When the skills of both research communities are combined to address the challenges of a single research discipline they serve as a catalyst for innovative research. The work reported in the chapters of this book captures that spirit of that innovation.

Reviews

"Field programmability is a must in this new era of digital consumer goods," according to Dr. Makimoto. "These products have short time-to-market windows and product life cycles that come quickly and end dramatically. Flexible, agile solutions are critical."

Dr. Tsugio Makimoto
Corporate Advisor and IEEE Fellow, Sony

 

"Programmable platforms, encompassing both software and hardware based configuration and adapatation technologies, are important implementation vehicles for System-on-Chip designers. The latest work on reconfigurable computing has considerably expanded the range of programmable platforms available to SoC design teams. Already a wide variety of products rely on these advanced platforms and the next decade should see a significant increase in their use."

Grant Martin
Chief Scientist
Tensilica, Inc., Santa Clara, CA, USA

Editors and Affiliations

  • Xilinx, San Jose, USA

    Patrick Lysaght

  • University of Tübingen, Germany

    Wolfgang Rosenstiel

Bibliographic Information

Buy it now

Buying options

eBook USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access