Skip to main content
  • Conference proceedings
  • © 1990

Hardware Specification, Verification and Synthesis: Mathematical Aspects

Mathematical Sciences Institute Workshop. Cornell University Ithaca, New York, USA. July 5-7, 1989. Proceedings

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 408)

Buy it now

Buying options

Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (19 papers)

  1. Front Matter

  2. Design for verifiability

    • George J. Milne
    Pages 1-13
  3. Formalising the design of an SECD chip

    • Brian Graham, Graham Birtwistle
    Pages 40-66
  4. A mechanically derived systolic implementation of pyramid initialization

    • Christian Lengauer, Bikash Sabata, Farshid Arman
    Pages 90-105
  5. From programs to transistors: Verifying hardware synthesis tools

    • Geoffrey M. Brown, Miriam E. Leeser
    Pages 129-151
  6. Complete trace structures

    • David L. Dill
    Pages 224-243
  7. The verification of a bit-slice ALU

    • Warren A. Hunt Jr., Bishop C. Brock
    Pages 282-306
  8. Verification of a pipelined microprocessor using clio

    • Mark Bickford, Mandayam Srivas
    Pages 307-332
  9. Verification of combinational logic in Nuprl

    • David A. Basin, Peter Del Vecchio
    Pages 333-357
  10. Veritas+: A specification language based on type theory

    • F K Hanna, N Daeche, M Longley
    Pages 358-379

About this book

Current research into formal methods for hardware design is presented in the papers in this volume. Because of the complexity of VLSI circuits, assuring design validity before circuits are manufactured is imperative. The goal of research in this area is to develop methods of improving the design process and the quality of the resulting designs. The major trend apparent at the workshop is that researchers are rapidly moving away from post hoc proof techniques with their great expense. A number of papers were presented that dealt with problems of synthesizing correct circuits and of designing with the goal of verification. Researchers are also beginning to deal with the theoretical issues of reasoning about concurrent systems and asynchronous systems, and to introduce new logical tools such as constructive type theory and category theory. Most of the research reported was performed in the United States.

Bibliographic Information

Buy it now

Buying options

Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access