Skip to main content
SpringerLink
Log in
Book cover
  • Textbook
  • © 2002

The Verilog® Hardware Description Language

Authors:

  1. Donald Thomas

    1. Carnegie Mellon University, Pittsburgh, USA

    View author publications

    You can also search for this author in PubMed   Google Scholar

  2. Philip Moorby

    1. Sigmatix, South Hampton, USA

    View author publications

    You can also search for this author in PubMed   Google Scholar

  • Presents the language using a tutorial approach
  • Provides numerous examples that allow the reader to learn by example
  • Includes a tutorial introduction to the language, a rigorous presentation of the language’s modeling constructs, and the more specialized topics of the language
  • Includes supplementary material: sn.pub/extras

Sections

Buy it now

eBook USD 64.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 84.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (11 chapters)

  1. Front Matter

    Pages i-xxi
    PDF

  3. Logic Synthesis

    Pages 35-71

  4. Behavioral Modeling

    Pages 73-107

  5. Concurrent Processes

    Pages 109-142

  6. Module Hierarchy

    Pages 143-155

  7. Logic Level Modeling

    Pages 157-193

  9. Advanced Timing

    Pages 211-238

  10. User-Defined Primitives

    Pages 239-250

  11. Switch Level Modeling

    Pages 251-282

  12. Projects

    Pages 283-292

  13. Back Matter

    Pages 293-381
    PDF
Back to top

About this book

XV From the Old to the New xvii Acknowledgments xx| Verilog A Tutorial Introduction Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 Behavioral Modeling of Combinational Circuits 11 Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 Procedural Modeling of Clocked Sequential Circuits 14 Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment ("
Back to top

Keywords

Back to top

Authors and Affiliations

  • Carnegie Mellon University, Pittsburgh, USA

    Donald Thomas

  • Sigmatix, South Hampton, USA

    Philip Moorby

Back to top

Bibliographic Information

Back to top

Publish with us

Policies and ethics

Back to top
Access via your institution

Buy it now

eBook USD 64.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 84.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Search

Navigation