Skip to main content
Book cover

Adaptive Techniques for Mixed Signal System on Chip

  • Book
  • © 2006

Overview

  • Emphasizes design techniques in low-voltage, deep sub-micron digital processes towards better yield
  • Devoted to adaptive techniques in mixed signal designs to achieve first-pass silicon
  • Principles presented are generic and apply to many mixed signal CMOS SoC solutions
  • Theory presented is validated and demonstrated through real industrial applications
  • Design techniques presented will significantly help improve the yield of mixed signal SoCs
  • Includes supplementary material: sn.pub/extras

Part of the book series: The Springer International Series in Engineering and Computer Science (SECS, volume 872)

  • 8545 Accesses

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (7 chapters)

Keywords

About this book

Adaptive Techniques for Mixed Signal Sytem on Chip discusses the concept of adaptation in the context of analog and mixed signal design along with different adaptive architectures used to control any system parameter. The first part of the book gives an overview of the different elements that are normally used in adaptive designs including tunable elements as well as voltage, current, and time references with an emphasis on the circuit design of specific blocks such as voltage-controlled transconductors, offset comparators, and a novel technique for accurate implementation of on chip resistors. While the first part of the book addresses adaptive techniques at the circuit and block levels, the second part discusses adaptive equalization architectures employed to minimize the impact of ISI (Intersymbol Interference) on the quality of received data in high-speed wire line transceivers. It presents the implementation of a 125Mbps transceiver operating over a variable length of Category 5 (CAT-5) Ethernet cable as an example of adaptive equalizers.

Authors and Affiliations

  • Texas Instruments Inc., Dallas, USA

    Ayman Fayed

  • Analog VLSI Lab, Ohio State University Columbus, USA

    Mohammed Ismail

Bibliographic Information

Publish with us