Skip to main content
Book cover

CMOS PLL Synthesizers: Analysis and Design

  • Book
  • © 2005

Overview

  • Offers a complete coverage of both fundamentals and the state-of-the-art design and analysis techniques of PLL synthesizer

Part of the book series: The Springer International Series in Engineering and Computer Science (SECS, volume 783)

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (9 chapters)

Keywords

About this book

Thanks to the advance of semiconductor and communication technology, the wireless communication market has been booming in the last two decades. It evolved from simple pagers to emerging third-generation (3G) cellular phones. In the meanwhile, broadband communication market has also gained a rapid growth. As the market always demands hi- performance and low-cost products, circuit designers are seeking hi- integration communication devices in cheap CMOS technology. The phase-locked loop frequency synthesizer is a critical component in communication devices. It works as a local oscillator for frequency translation and channel selection in wireless transceivers and broadband cable tuners. It also plays an important role as the clock synthesizer for data converters in the analog-and-digital signal interface. This book covers the design and analysis of PLL synthesizers. It includes both fundamentals and a review of the state-of-the-art techniques. The transient analysis of the third-order charge-pump PLL reveals its locking behavior accurately. The behavioral-level simulation of PLL further clarifies its stability limit. Design examples are given to clearly illustrate the design procedure of PLL synthesizers. A complete derivation of reference spurs in the charge-pump PLL is also presented in this book. The in-depth investigation of the digital CA modulator for fractional-N synthesizers provides insightful design guidelines for this important block.

Bibliographic Information

  • Book Title: CMOS PLL Synthesizers: Analysis and Design

  • Authors: Keliu Shu, Edgar Sánchez-Sinencio

  • Series Title: The Springer International Series in Engineering and Computer Science

  • DOI: https://doi.org/10.1007/b102174

  • Publisher: Springer New York, NY

  • eBook Packages: Engineering, Engineering (R0)

  • Copyright Information: Springer-Verlag US 2005

  • Hardcover ISBN: 978-0-387-23668-1Published: 12 November 2004

  • Softcover ISBN: 978-1-4419-3650-9Published: 08 December 2010

  • eBook ISBN: 978-0-387-23669-8Published: 20 January 2006

  • Series ISSN: 0893-3405

  • Edition Number: 1

  • Number of Pages: XVI, 216

  • Number of Illustrations: 85 b/w illustrations

  • Topics: Electrical Engineering

Publish with us