Theoretical Computer Science and General Issues

Progress in VLSI Design and Test

16th International Symposium on VSLI Design and Test, VDAT 2012, Shipur, India, July 1-4, 2012, Proceedings

Editors: Rahaman, Hafizur, Chattopadhyay, Sanatan, Chattopadhyay, Santanu (Eds.)

  • Fast-track conference proceedings
  • State-of-the-art research
  • Up-to-date results
see more benefits

Buy this book

eBook $69.99
price for USA (gross)
  • ISBN 978-3-642-31494-0
  • Digitally watermarked, DRM-free
  • Included format: PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Softcover $95.00
price for USA
  • ISBN 978-3-642-31493-3
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
About this book

This book constitutes the refereed proceedings of the 16th International Symposium on VSLI Design and Test, VDAT 2012, held in Shibpur, India, in July 2012. The 30 revised regular papers presented together with 10 short papers and 13 poster sessions were carefully selected from 135 submissions. The papers are organized in topical sections on VLSI design, design and modeling of digital circuits and systems, testing and verification, design for testability, testing memories and regular logic arrays, embedded systems: hardware/software co-design and verification, emerging technology: nanoscale computing and nanotechnology.

Table of contents (54 chapters)

  • An Efficient High Frequency and Low Power Analog Multiplier in Current Domain

    Gupta, Anu (et al.)

    Pages 1-9

  • Design of Push-Pull Dynamic Leaker Circuit for a Low Power Embedded Voltage Regulator

    Maity, Biswajit (et al.)

    Pages 10-18

  • Power Modeling of Power Gated FSM and Its Low Power Realization by Simultaneous Partitioning and State Encoding Using Genetic Algorithm

    Choudhury, Priyanka (et al.)

    Pages 19-29

  • Design and Implementation of a Linear Feedback Shift Register Interleaver for Turbo Decoding

    Shrestha, Rahul (et al.)

    Pages 30-39

  • Low Complexity Encoder for Crosstalk Reduction in RLC Modeled Interconnects

    Nagendra Babu, Gunti (et al.)

    Pages 40-45

Buy this book

eBook $69.99
price for USA (gross)
  • ISBN 978-3-642-31494-0
  • Digitally watermarked, DRM-free
  • Included format: PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Softcover $95.00
price for USA
  • ISBN 978-3-642-31493-3
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Loading...

Recommended for you

Loading...

Bibliographic Information

Bibliographic Information
Book Title
Progress in VLSI Design and Test
Book Subtitle
16th International Symposium on VSLI Design and Test, VDAT 2012, Shipur, India, July 1-4, 2012, Proceedings
Editors
  • Hafizur Rahaman
  • Sanatan Chattopadhyay
  • Santanu Chattopadhyay
Series Title
Theoretical Computer Science and General Issues
Series Volume
7373
Copyright
2012
Publisher
Springer-Verlag Berlin Heidelberg
Copyright Holder
Springer-Verlag Berlin Heidelberg
eBook ISBN
978-3-642-31494-0
DOI
10.1007/978-3-642-31494-0
Softcover ISBN
978-3-642-31493-3
Edition Number
1
Number of Pages
XXIV, 408
Number of Illustrations and Tables
275 b/w illustrations
Topics