Skip to main content
SpringerLink
Log in
Book cover
  • Conference proceedings
  • © 2010

High Performance Embedded Architectures and Compilers

5th International Conference, HiPEAC 2010, Pisa, Italy, January 25-27, 2010, Proceedings

Editors:

  1. Yale N. Patt

    1. Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, USA

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  2. Pierfrancesco Foglia

    1. Dipartimento di Ingegneria della Informazione, Università di Pisa, Pisa, Italy

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  3. Evelyn Duesterwald

    1. IBM T.J.Watson Research Center, Hawthorne, USA

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  4. Paolo Faraboschi

    1. Hewlett-Packard, Cami de Can Graells 1-21, Sant Cugat del Vallés, Barcelona, Spain

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  5. Xavier Martorell

    1. Computer Architecture Department, Technical University of Catalunya (UPC), Barcelona, Spain

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 5952)

Part of the book sub series: Theoretical Computer Science and General Issues (LNTCS)

Conference series link(s): HiPEAC: International Conference on High-Performance Embedded Architectures and Compilers

Conference proceedings info: HiPEAC 2010.

Sections

Buy it now

eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (26 papers)

  1. Front Matter

    PDF

  2. Invited Program

    1. Embedded Systems as Datacenters

      • Bob Iannucci
      Pages 1-1

  3. Architectural Support for Concurrency

    1. Remote Store Programming

      • Henry Hoffmann, David Wentzlaff, Anant Agarwal
      Pages 3-17

    2. Low-Overhead, High-Speed Multi-core Barrier Synchronization

      • John Sartori, Rakesh Kumar
      Pages 18-34

    3. Improving Performance by Reducing Aborts in Hardware Transactional Memory

      • Mohammad Ansari, Behram Khan, Mikel Luján, Christos Kotselidis, Chris Kirkham, Ian Watson
      Pages 35-49

    4. Energy and Throughput Efficient Transactional Memory for Embedded Multicore Systems

      • Cesare Ferri, Samantha Wood, Tali Moreshet, Iris Bahar, Maurice Herlihy
      Pages 50-65

  4. Compilation and Runtime Systems

    1. Split Register Allocation: Linear Complexity Without the Performance Penalty

      • Boubacar Diouf, Albert Cohen, Fabrice Rastello, John Cavazos
      Pages 66-80

    2. Trace-Based Data Layout Optimizations for Multi-core Processors

      • Olga Golovanevsky, Alon Dayan, Ayal Zaks, David Edelsohn
      Pages 81-95

    3. Buffer Sizing for Self-timed Stream Programs on Heterogeneous Distributed Memory Multiprocessors

      • Paul M. Carpenter, Alex Ramirez, Eduard Ayguadé
      Pages 96-110

    4. Automatically Tuning Sparse Matrix-Vector Multiplication for GPU Architectures

      • Alexander Monakov, Anton Lokhmotov, Arutyun Avetisyan
      Pages 111-125

  5. Reconfigurable and Customized Architectures

    1. Virtual Ways: Efficient Coherence for Architecturally Visible Storage in Automatic Instruction Set Extensions

      • Theo Kluter, Samuel Burri, Philip Brisk, Edoardo Charbon, Paolo Ienne
      Pages 126-140

    2. Accelerating XML Query Matching through Custom Stack Generation on FPGAs

      • Roger Moussalli, Mariam Salloum, Walid Najjar, Vassilis Tsotras
      Pages 141-155

    3. An Application-Aware Load Balancing Strategy for Network Processors

      • Rainer Ohlendorf, Michael Meitinger, Thomas Wild, Andreas Herkersdorf
      Pages 156-170

    4. Memory-Aware Application Mapping on Coarse-Grained Reconfigurable Arrays

      • Yongjoo Kim, Jongeun Lee, Aviral Shrivastava, Jonghee Yoon, Yunheung Paek
      Pages 171-185

  6. Multicore Efficiency, Reliability, and Power

    1. Maestro: Orchestrating Lifetime Reliability in Chip Multiprocessors

      • Shuguang Feng, Shantanu Gupta, Amin Ansari, Scott Mahlke
      Pages 186-200

    3. RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor

      • Houman Homayoun, Aseem Gupta, Alex Veidenbaum, Avesta Sasan (M.A. Makhzan), Fadi Kurdahi, Nikil Dutt
      Pages 216-231

    4. Performance and Power Aware CMP Thread Allocation Modeling

      • Yaniv Ben-Itzhak, Israel Cidon, Avinoam Kolodny
      Pages 232-246

  7. Memory Organization and Optimization

Back to top

Other Volumes

  1. High Performance Embedded Architectures and Compilers

Back to top

About this book

This book constitutes the refereed proceedings of the 5th International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2010, held in Pisa, Italy, in January 2010. The 23 revised full papers presented together with the abstracts of 2 invited keynote addresses were carefully reviewed and selected from 94 submissions. The papers are organized in topical sections on architectural support for concurrency; compilation and runtime systems; reconfigurable and customized architectures; multicore efficiency, reliability, and power; memory organization and optimization; and programming and analysis of accelerators.
Back to top

Keywords

Back to top

Editors and Affiliations

  • Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, USA

    Yale N. Patt

  • Dipartimento di Ingegneria della Informazione, Università di Pisa, Pisa, Italy

    Pierfrancesco Foglia

  • IBM T.J.Watson Research Center, Hawthorne, USA

    Evelyn Duesterwald

  • Hewlett-Packard, Cami de Can Graells 1-21, Sant Cugat del Vallés, Barcelona, Spain

    Paolo Faraboschi

  • Computer Architecture Department, Technical University of Catalunya (UPC), Barcelona, Spain

    Xavier Martorell

Back to top

Bibliographic Information

Back to top

Publish with us

Policies and ethics

Back to top
Access via your institution

Buy it now

eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Search

Navigation