Skip to main content
SpringerLink
Log in

Automated Technology for Verification and Analysis

15th International Symposium, ATVA 2017, Pune, India, October 3–6, 2017, Proceedings

  • Conference proceedings
  • © 2017

Overview

Editors:
  1. Deepak D'Souza

    1. Indian Institute of Science, Bangalore, India

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  2. K. Narayan Kumar

    1. Chennai Mathematical Institute, Kelambakkam, India

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 10482)

Part of the book sub series: Programming and Software Engineering (LNPSE)

Included in the following conference series:

Conference proceedings info: ATVA 2017.

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (30 papers)

  1. Front Matter

    Pages I-XIX
    Download chapter PDF

  2. Invited Talk

    1. Front Matter

      Pages 1-1
      Download chapter PDF

    2. Proving Absence of Starvation by Means of Abstract Interpretation and Model Checking

      • Helmut Seidl, Ralf Vogler
      Pages 3-22

  3. Program Analysis

    1. Front Matter

      Pages 23-23
      Download chapter PDF

    2. Precise Null Pointer Analysis Through Global Value Numbering

      • Ankush Das, Akash Lal
      Pages 25-41

    3. May-Happen-in-Parallel Analysis with Returned Futures

      • Elvira Albert, Samir Genaim, Pablo Gordillo
      Pages 42-58

    4. JTDec: A Tool for Tree Decompositions in Soot

      • Krishnendu Chatterjee, Amir Kafshdar Goharshady, Andreas Pavlogiannis
      Pages 59-66

    5. Fixing the State Budget: Approximation of Regular Languages with Small DFAs

      • Graeme Gange, Pierre Ganty, Peter J. Stuckey
      Pages 67-83

    6. An Equivalence Checking Framework for Array-Intensive Programs

      • Kunal Banerjee, Chittaranjan Mandal, Dipankar Sarkar
      Pages 84-90

    7. Loop Quasi-Invariant Chunk Detection

      • Jean-Yves Moyen, Thomas Rubiano, Thomas Seiller
      Pages 91-108

    8. SamaTulyata: An Efficient Path Based Equivalence Checking Tool

      • Soumyadip Bandyopadhyay, Santonu Sarkar, Dipankar Sarkar, Chittaranjan Mandal
      Pages 109-116

  4. Model Checking and Temporal Logics

    1. Front Matter

      Pages 117-117
      Download chapter PDF

    2. Tests and Refutation

      • Mohammad Torabi Dashti, David Basin
      Pages 119-138

    3. The Density of Linear-Time Properties

      • Bernd Finkbeiner, Hazem Torfah
      Pages 139-155

    4. HyLeak: Hybrid Analysis Tool for Information Leakage

      • Fabrizio Biondi, Yusuke Kawamoto, Axel Legay, Louis-Marie Traonouez
      Pages 156-163

    5. Compositional Safety Refutation Techniques

      • Kumar Madhukar, Peter Schrammel, Mandayam Srivas
      Pages 164-183

    6. Gradient-Based Variable Ordering of Decision Diagrams for Systems with Structural Units

      • Elvio Gilberto Amparore, Marco Beccuti, Susanna Donatelli
      Pages 184-200

    7. Model Checking of C and C++ with DIVINE 4

      • Zuzana Baranová, Jiří Barnat, Katarína Kejstová, Tadeáš Kučera, Henrich Lauko, Jan Mrázek et al.
      Pages 201-207

    8. Dealing with Priorities and Locks for Concurrent Programs

      • Marcio Diaz, Tayssir Touili
      Pages 208-224

    9. Knowledge Transfer and Information Leakage in Protocols

      • Abdullah Abdul Khadir, Madhavan Mukund, S. P. Suresh
      Pages 225-240
Back to top

Other volumes

  1. Automated Technology for Verification and Analysis

Keywords

About this book

This book constitutes the refereed proceedings of the 15th International Symposium on Automated Technology for Verification and Analysis, ATVA 2017, held in Pune, India, in October 2017.
The 22 full and 7 short papers presented in this volume were carefully reviewed and selected from 78 submissions. The book also contains one invited talk in full-paper length.
The contributions are organized in topical sections named: program analysis; model checking and temporal logics; neural networks; learning and invariant synthesis; and hybrid systems and control.

Editors and Affiliations

  • Indian Institute of Science, Bangalore, India

    Deepak D'Souza

  • Chennai Mathematical Institute, Kelambakkam, India

    K. Narayan Kumar

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation