Low Power Interconnect Design

Authors: Saini, Sandeep

  • Provides practical solutions for delay and power reduction for on-chip interconnects and buses
  • Focuses on Deep Sub micron technology devices and interconnects
  • Offers in depth analysis of delay, including details regarding crosstalk and parasitics
  • Describes use of the Schmitt Trigger as a versatile alternative approach to buffer insertion for delay and power reduction in VLSI interconnects
  • Provides detailed simulation results to support the theoretical discussions
  • Provides details of delay and power efficient bus coding techniques
see more benefits

Buy this book

eBook  
  • ISBN 978-1-4614-1323-3
  • Digitally watermarked, DRM-free
  • Included format: EPUB, PDF
  • ebooks can be used on all reading devices
Hardcover ca. $129.00
price for USA
  • Due: June 14, 2015
  • ISBN 978-1-4614-1322-6
  • Free shipping for individuals worldwide
Softcover n/a
  • ISBN 978-1-4939-4294-7
  • Free shipping for individuals worldwide
About this book

This book provides practical solutions for delay and power reduction for on-chip interconnects and buses.  It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the total system.  Coverage focuses on use of the Schmitt Trigger as an alternative approach to buffer insertion for delay and power reduction in VLSI interconnects. In the last section of the book, various bus coding techniques are discussed to minimize delay and power in address and data buses.

Table of contents (5 chapters)

Buy this book

eBook  
  • ISBN 978-1-4614-1323-3
  • Digitally watermarked, DRM-free
  • Included format: EPUB, PDF
  • ebooks can be used on all reading devices
Hardcover ca. $129.00
price for USA
  • Due: June 14, 2015
  • ISBN 978-1-4614-1322-6
  • Free shipping for individuals worldwide
Softcover n/a
  • ISBN 978-1-4939-4294-7
  • Free shipping for individuals worldwide
Loading...

Recommended for you

Loading...

Bibliographic Information

Bibliographic Information
Book Title
Low Power Interconnect Design
Authors
Copyright
2015
Publisher
Springer-Verlag New York
Copyright Holder
Springer Science+Business Media New York
eBook ISBN
978-1-4614-1323-3
DOI
10.1007/978-1-4614-1323-3
Hardcover ISBN
978-1-4614-1322-6
Softcover ISBN
978-1-4939-4294-7
Edition Number
1
Number of Pages
XVII, 152
Number of Illustrations and Tables
99 b/w illustrations, 12 illustrations in colour
Topics