Skip to main content

Robust SRAM Designs and Analysis

  • Book
  • © 2013

Overview

  • Provides a complete and concise introduction to SRAM bitcell design and analysis
  • Offers techniques to face nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysis
  • Includes simulation set-ups for extracting different design metrics for CMOS technology and emerging devices
  • Emphasizes different trade-offs for achieving the best possible SRAM bitcell design

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 159.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (6 chapters)

Keywords

About this book

This book provides a guide to Static Random Access Memory (SRAM) bitcell design and analysis to meet the nano-regime challenges for CMOS devices and emerging devices, such as Tunnel FETs. Since process variability is an ongoing challenge in large memory arrays, this book highlights the most popular SRAM bitcell topologies (benchmark circuits) that mitigate variability, along with exhaustive analysis. Experimental simulation setups are also included, which cover nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysis. Emphasis is placed throughout the book on the various trade-offs for achieving a best SRAM bitcell design.

  • Provides a complete and concise introduction to SRAM bitcell design and analysis;
  • Offers techniques to face nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysis;
  • Includes simulation set-ups for extracting different design metrics for CMOS technology and emerging devices;
  • Emphasizes different trade-offs for achieving the best possible SRAM bitcell design.

Authors and Affiliations

  • , Design & Manufacturing, Indian Institute of Information Technolo, Jabalpur, India

    Jawar Singh

  • University of North Texas, Denton, USA

    Saraju P. Mohanty

  • , Merchant Venturers Building, University of Bristol, Bristol, United Kingdom

    Dhiraj K. Pradhan

Bibliographic Information

Publish with us