Robust SRAM Designs and Analysis

Authors: Singh, Jawar, Mohanty, Saraju P., Pradhan, Dhiraj

  • Provides a complete and concise introduction to SRAM bitcell design and analysis
  • Offers techniques to face nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysis
  • Includes simulation set-ups for extracting different design metrics for CMOS technology and emerging devices
  • Emphasizes different trade-offs for achieving the best possible SRAM bitcell design
see more benefits

Buy this book

eBook $109.00
price for USA (gross)
  • ISBN 978-1-4614-0818-5
  • Digitally watermarked, DRM-free
  • Included format: EPUB, PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $149.00
price for USA
  • ISBN 978-1-4614-0817-8
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $149.00
price for USA
  • ISBN 978-1-4939-0244-6
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Rent the ebook  
  • Rental duration: 1 or 6 month
  • low-cost access
  • online reader with highlighting and note-making option
  • can be used across all devices
About this book

This book provides a guide to Static Random Access Memory (SRAM) bitcell design and analysis to meet the nano-regime challenges for CMOS devices and emerging devices, such as Tunnel FETs. Since process variability is an ongoing challenge in large memory arrays, this book highlights the most popular SRAM bitcell topologies (benchmark circuits) that mitigate variability, along with exhaustive analysis. Experimental simulation setups are also included, which cover nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysis. Emphasis is placed throughout the book on the various trade-offs for achieving a best SRAM bitcell design.

  • Provides a complete and concise introduction to SRAM bitcell design and analysis;
  • Offers techniques to face nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysis;
  • Includes simulation set-ups for extracting different design metrics for CMOS technology and emerging devices;
  • Emphasizes different trade-offs for achieving the best possible SRAM bitcell design.

Table of contents (6 chapters)

  • Introduction to SRAM

    Singh, Jawar (et al.)

    Pages 1-29

  • Design Metrics of SRAM Bitcell

    Singh, Jawar (et al.)

    Pages 31-56

  • Single-Ended SRAM Bitcell Design

    Singh, Jawar (et al.)

    Pages 57-82

  • 2-Port SRAM Bitcell Design

    Singh, Jawar (et al.)

    Pages 83-111

  • SRAM Bitcell Design Using Unidirectional Devices

    Singh, Jawar (et al.)

    Pages 113-136

Buy this book

eBook $109.00
price for USA (gross)
  • ISBN 978-1-4614-0818-5
  • Digitally watermarked, DRM-free
  • Included format: EPUB, PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $149.00
price for USA
  • ISBN 978-1-4614-0817-8
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $149.00
price for USA
  • ISBN 978-1-4939-0244-6
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Rent the ebook  
  • Rental duration: 1 or 6 month
  • low-cost access
  • online reader with highlighting and note-making option
  • can be used across all devices
Loading...

Recommended for you

Loading...

Bibliographic Information

Bibliographic Information
Book Title
Robust SRAM Designs and Analysis
Authors
Copyright
2013
Publisher
Springer-Verlag New York
Copyright Holder
Springer Science+Business Media New York
eBook ISBN
978-1-4614-0818-5
DOI
10.1007/978-1-4614-0818-5
Hardcover ISBN
978-1-4614-0817-8
Softcover ISBN
978-1-4939-0244-6
Edition Number
1
Number of Pages
XII, 168
Topics