Analog Circuits and Signal Processing

Variation Tolerant On-Chip Interconnects

Authors: Nigussie, Ethiopia Enideg

  • Provides comprehensive, circuit-level explanation of high-performance, energy-efficient, variation-tolerant on-chip interconnect
  • Describes design techniques to mitigate problems caused by variation
  • Includes techniques for design and implementation of self-timed on-chip interconnect, delay variation insensitive communication protocols, high speed signaling techniques and circuits, bit-width independent completion detection and process, voltage and temperature variation tolerance
see more benefits

Buy this book

eBook $109.00
price for USA (gross)
  • ISBN 978-1-4614-0131-5
  • Digitally watermarked, DRM-free
  • Included format: EPUB, PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $149.00
price for USA
  • ISBN 978-1-4614-0130-8
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $149.00
price for USA
  • ISBN 978-1-4899-9086-0
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Rent the ebook  
  • Rental duration: 1 or 6 month
  • low-cost access
  • online reader with highlighting and note-making option
  • can be used across all devices
About this book

This book presents design techniques, analysis and implementation of high performance and power efficient, variation tolerant on-chip interconnects. Given the design paradigm shift to multi-core, interconnect-centric designs and the increase in sources of variability and their impact in sub-100nm technologies, this book will be an invaluable reference for anyone concerned with the design of next generation, high-performance electronics systems.

About the authors

Introduction.- Interconnect Design Techniques.- On-Chip Wire Modeling.- Design of Delay-Insensitive Current Sensing Interconnects.- Enhancing Completion Detection Performance.- Energy Efficient Semi-Serial Interconnect.- Comparison of the Designed Interconnects.- Circuit Techniques for PVT Variation Tolerance.

Table of contents (8 chapters)

  • Introduction

    Nigussie, Ethiopia Enideg

    Pages 1-10

  • Interconnect Design Techniques

    Nigussie, Ethiopia Enideg

    Pages 11-23

  • On-Chip Wire Modeling

    Nigussie, Ethiopia Enideg

    Pages 25-34

  • Design of Delay-Insensitive Current Sensing Interconnects

    Nigussie, Ethiopia Enideg

    Pages 35-69

  • Enhancing Completion Detection Performance

    Nigussie, Ethiopia Enideg

    Pages 71-91

Buy this book

eBook $109.00
price for USA (gross)
  • ISBN 978-1-4614-0131-5
  • Digitally watermarked, DRM-free
  • Included format: EPUB, PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $149.00
price for USA
  • ISBN 978-1-4614-0130-8
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $149.00
price for USA
  • ISBN 978-1-4899-9086-0
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Rent the ebook  
  • Rental duration: 1 or 6 month
  • low-cost access
  • online reader with highlighting and note-making option
  • can be used across all devices
Loading...

Recommended for you

Loading...

Bibliographic Information

Bibliographic Information
Book Title
Variation Tolerant On-Chip Interconnects
Authors
Series Title
Analog Circuits and Signal Processing
Copyright
2012
Publisher
Springer-Verlag New York
Copyright Holder
Springer Science+Business Media, LLC
eBook ISBN
978-1-4614-0131-5
DOI
10.1007/978-1-4614-0131-5
Hardcover ISBN
978-1-4614-0130-8
Softcover ISBN
978-1-4899-9086-0
Series ISSN
1872-082X
Edition Number
1
Number of Pages
XII, 172
Topics