Skip to main content
Book cover

DSP Architecture Design Essentials

  • Book
  • © 2012

Overview

  • Addresses the gap between DSP algorithm design and hardware implementation
  • Presents a methodology for power- and area-efficient architecture design
  • Done in close interaction with leading industrial researchers
  • Design methodology is verified on a number of chips
  • Uses a high-level Matlab/Simulink description
  • Online access to tutorials, examples, and software

Part of the book series: Electrical Engineering Essentials (EEE)

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 69.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 89.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 119.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (16 chapters)

  1. Technology Metrics

  2. DSP Operations and Their Architecture

  3. Architecture Modeling and Optimized Implementation

  4. Design Examples: GHz to kHz

Keywords

About this book

In DSP Architecture Design Essentials, authors Dejan Marković and Robert W. Brodersen cover a key subject for the successful realization of DSP algorithms for communications, multimedia, and healthcare applications. The book addresses the need for DSP architecture design that maps advanced DSP algorithms to hardware in the most power- and area-efficient way.

The key feature of this text is a design methodology based on a high-level design model that leads to hardware implementation with minimum power and area. The methodology includes algorithm-level considerations such as automated word-length reduction and intrinsic data properties that can be leveraged to reduce hardware complexity. From a high-level data-flow graph model, an architecture exploration methodology based on linear programming is used to create an array of architectural solutions tailored to the underlying hardware technology.

The book is supplemented with online material: bibliography, design examples, CAD tutorials and custom software.

Authors and Affiliations

  • Electrical Engineering Dept., University of California, Los Angeles, Los Angeles, USA

    Dejan Marković

  • , Berkeley Wireless Research Center, University of California, Berkeley, Berkeley, USA

    Robert W. Brodersen

Bibliographic Information

Publish with us