175 years of Springer publishing +++ Through June 30: 50% off Physics & Astronomy Books

High-Level Verification

Methods and Tools for Verification of System-Level Designs

Authors: Kundu, Sudipta, Lerner, Sorin, Gupta, Rajesh K.

  • Offers industry practitioners already involved with high-level synthesis an invaluable reference to high-level verification
  • Uses a combination of formal techniques to do scalable verification of system designs completely automatically
  • Presents techniques that guarantee properties verified in the high-level design are preserved through the translation to low-level RTL
  • Written by researchers in work in mainstream hardware and software design and includes results from both academia and industry
see more benefits

Buy this book

eBook $109.00
price for USA (gross)
  • ISBN 978-1-4419-9359-5
  • Digitally watermarked, DRM-free
  • Included format: PDF, EPUB
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $149.00
price for USA
  • ISBN 978-1-4419-9358-8
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $149.00
price for USA
  • ISBN 978-1-4939-0101-2
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Rent the ebook  
  • Rental duration: 1 or 6 month
  • low-cost access
  • online reader with highlighting and note-making option
  • can be used across all devices
About this book

This book looks at the problem of design verification with a view towards speeding up the process of verification by developing methods that apply to levels of abstraction above RTL or synchronous logic descriptions. Typically such descriptions capture design functionality at the system level, hence the topic area is also referred to as system level verification. Since such descriptions can also capture software, especially device drivers or other embedded software, this book will be of interest to both hardware and software designers.

The methodology presented in this book relies upon advances in synthesis techniques, as well as on incremental refinement of the design process. These refinements can be done manually or through elaboration tools. This book discusses verification of specific properties in designs written using high-level languages, as well as checking that the refined implementations are equivalent to their high-level specifications. The novelty of each of these techniques is that they use a combination of formal techniques to do scalable verification of system designs completely automatically.

The verification techniques presented in this book include methods for verifying properties of high-level designs and methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design preserves semantics. Used together, these techniques guarantee that properties verified in the high-level design are preserved through the translation to low-level RTL.

  • Offers industry practitioners already involved with high-level synthesis an invaluable reference to high-level verification;
  • Uses a combination of formal techniques to do scalable verification of system designs completely automatically;
  • Presents techniques that guarantee properties verified in the high-level design are preserved through the translation to low-level RTL;
  • Written by researchers working in mainstream hardware and software design and includes results from both academia and industry









Table of contents (9 chapters)

  • Introduction

    Kundu, Sudipta (et al.)

    Pages 1-9

  • Background

    Kundu, Sudipta (et al.)

    Pages 11-23

  • Related Work

    Kundu, Sudipta (et al.)

    Pages 25-35

  • Verification Using Automated Theorem Provers

    Kundu, Sudipta (et al.)

    Pages 37-50

  • Execution-Based Model Checking for High-Level Designs

    Kundu, Sudipta (et al.)

    Pages 51-66

Buy this book

eBook $109.00
price for USA (gross)
  • ISBN 978-1-4419-9359-5
  • Digitally watermarked, DRM-free
  • Included format: PDF, EPUB
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $149.00
price for USA
  • ISBN 978-1-4419-9358-8
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $149.00
price for USA
  • ISBN 978-1-4939-0101-2
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Rent the ebook  
  • Rental duration: 1 or 6 month
  • low-cost access
  • online reader with highlighting and note-making option
  • can be used across all devices
Loading...

Recommended for you

Loading...

Bibliographic Information

Bibliographic Information
Book Title
High-Level Verification
Book Subtitle
Methods and Tools for Verification of System-Level Designs
Authors
Copyright
2011
Publisher
Springer-Verlag New York
Copyright Holder
Springer Science+Business Media, LLC
eBook ISBN
978-1-4419-9359-5
DOI
10.1007/978-1-4419-9359-5
Hardcover ISBN
978-1-4419-9358-8
Softcover ISBN
978-1-4939-0101-2
Edition Number
1
Number of Pages
XIII, 167
Topics