Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications

Authors: Singh, Gaurav, Shukla, Sandeep Kumar

  • Presents a detailed analysis of various power optimization problems associated with high-level synthesis
  • Includes novel techniques for reducing power consumption of hardware designs at higher level of abstraction
  • Discusses various formal verification issues associated with synthesizing different possible versions of a hardware design (differing in their latency, area, and/or power consumption)
see more benefits

Buy this book

eBook $109.00
price for USA (gross)
  • ISBN 978-1-4419-6481-6
  • Digitally watermarked, DRM-free
  • Included format: PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $149.00
price for USA
  • ISBN 978-1-4419-6480-9
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $149.00
price for USA
  • ISBN 978-1-4899-8702-0
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
About this book

Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications Gaurav Singh Sandeep K. Shukla This book introduces novel techniques for generating low-power hardware from a high-level description of a design in terms of Concurrent Action-Oriented Specifications (CAOS). It also describes novel techniques for formal verification of such designs. It will provide the readers with definitions of various power optimization and formal verification problems related to CAOS-based synthesis, necessary background concepts, techniques to generate hardware according to the design’s power requirements, and detailed experimental results obtained by applying the techniques introduced on realistic hardware designs. •Presents detailed analysis of various power optimization problems associated with high-level synthesis, as well as novel techniques for reducing power consumption of hardware designs at a higher level of abstraction; •Discusses various formal verification issues associated with synthesizing different possible versions of a hardware design (differing in their latency, area, and/or power consumption); •Includes detailed experimental results obtained by applying the techniques introduced on benchmark hardware designs.

Table of contents (10 chapters)

Buy this book

eBook $109.00
price for USA (gross)
  • ISBN 978-1-4419-6481-6
  • Digitally watermarked, DRM-free
  • Included format: PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $149.00
price for USA
  • ISBN 978-1-4419-6480-9
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $149.00
price for USA
  • ISBN 978-1-4899-8702-0
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Loading...

Recommended for you

Loading...

Bibliographic Information

Bibliographic Information
Book Title
Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications
Authors
Copyright
2010
Publisher
Springer-Verlag New York
Copyright Holder
Springer Science+Business Media, LLC
eBook ISBN
978-1-4419-6481-6
DOI
10.1007/978-1-4419-6481-6
Hardcover ISBN
978-1-4419-6480-9
Softcover ISBN
978-1-4899-8702-0
Edition Number
1
Number of Pages
XXX, 154
Topics