Low Power Digital CMOS Design

Authors: Chandrakasan, Anantha P., Brodersen, Robert W.

Buy this book

eBook $179.00
price for USA (gross)
  • ISBN 978-1-4615-2325-3
  • Digitally watermarked, DRM-free
  • Included format: PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $229.00
price for USA
  • ISBN 978-0-7923-9576-8
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $229.00
price for USA
  • ISBN 978-1-4613-5984-5
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
About this book

Power consumption has become a major design consideration for battery-operated, portable systems as well as high-performance, desktop systems. Strict limitations on power dissipation must be met by the designer while still meeting ever higher computational requirements. A comprehensive approach is thus required at all levels of system design, ranging from algorithms and architectures to the logic styles and the underlying technology.
Potentially one of the most important techniques involves combining architecture optimization with voltage scaling, allowing a trade-off between silicon area and low-power operation. Architectural optimization enables supply voltages of the order of 1 V using standard CMOS technology. Several techniques can also be used to minimize the switched capacitance, including representation, optimizing signal correlations, minimizing spurious transitions, optimizing sequencing of operations, activity-driven power down, etc. The high- efficiency of DC-DC converter circuitry required for efficient, low-voltage and low-current level operation is described by Stratakos, Sullivan and Sanders. The application of various low-power techniques to a chip set for multimedia applications shows that orders-of-magnitude reduction in power consumption is possible.
The book also features an analysis by Professor Meindl of the fundamental limits of power consumption achievable at all levels of the design hierarchy. Svensson, of ISI, describes emerging adiabatic switching techniques that can break the CV2f barrier and reduce the energy per computation at a fixed voltage. Srivastava, of AT&T, presents the application of aggressive shut-down techniques to microprocessor applications.

Table of contents (11 chapters)

  • Introduction

    Chandrakasan, Anantha P. (et al.)

    Pages 1-10

  • Hierarchy of Limits of Power

    Meindl, James D.

    Pages 11-53

  • Sources of Power Consumption

    Chandrakasan, Anantha P. (et al.)

    Pages 55-104

  • Voltage Scaling Approaches

    Chandrakasan, Anantha P. (et al.)

    Pages 105-140

  • DC Power Supply Design in Portable Systems

    Stratakos, Anthony J. (et al.)

    Pages 141-180

Buy this book

eBook $179.00
price for USA (gross)
  • ISBN 978-1-4615-2325-3
  • Digitally watermarked, DRM-free
  • Included format: PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $229.00
price for USA
  • ISBN 978-0-7923-9576-8
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $229.00
price for USA
  • ISBN 978-1-4613-5984-5
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Loading...

Recommended for you

Loading...

Bibliographic Information

Bibliographic Information
Book Title
Low Power Digital CMOS Design
Authors
Copyright
1995
Publisher
Springer US
Copyright Holder
Springer Science+Business Media New York
eBook ISBN
978-1-4615-2325-3
DOI
10.1007/978-1-4615-2325-3
Hardcover ISBN
978-0-7923-9576-8
Softcover ISBN
978-1-4613-5984-5
Edition Number
1
Number of Pages
XI, 409
Topics