High Speed CMOS Design Styles

Authors: Bernstein, K., Carrig, K.M., Durham, C.M., Hansen, P.R., Hogenmiller, D., Nowak, E.J., Rohrer, N.J.

Buy this book

eBook $189.00
price for USA (gross)
  • ISBN 978-1-4615-5573-5
  • Digitally watermarked, DRM-free
  • Included format: PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $249.00
price for USA
  • ISBN 978-0-7923-8220-1
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $249.00
price for USA
  • ISBN 978-1-4613-7549-4
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
About this book

High Speed CMOS Design Styles is written for the graduate-level student or practicing engineer who is primarily interested in circuit design. It is intended to provide practical reference, or `horse-sense', to mechanisms typically described with a more academic slant. This book is organized so that it can be used as a textbook or as a reference book.
High Speed CMOS Design Styles provides a survey of design styles in use in industry, specifically in the high speed microprocessor design community. Logic circuit structures, I/O and interface, clocking, and timing schemes are reviewed and described. Characteristics, sensitivities and idiosyncrasies of each are highlighted. High Speed CMOS Design Styles also pulls together and explains contributors to performance variability that are associated with process, applications conditions and design. Rules of thumb and practical references are offered. Each of the general circuit families is then analyzed for its sensitivity and response to this variability.
High Speed CMOS Design Styles is an excellent source of ideas and a compilation of observations that highlight how different approaches trade off critical parameters in design and process space.

Table of contents (9 chapters)

  • Process Variability

    Bernstein, Kerry (et al.)

    Pages 1-50

  • Non-Clocked Logic Styles

    Bernstein, Kerry (et al.)

    Pages 51-89

  • Clocked Logic Styles

    Bernstein, Kerry (et al.)

    Pages 91-131

  • Circuit Design Margin and Design Variability

    Bernstein, Kerry (et al.)

    Pages 133-174

  • Latching Strategies

    Bernstein, Kerry (et al.)

    Pages 175-206

Buy this book

eBook $189.00
price for USA (gross)
  • ISBN 978-1-4615-5573-5
  • Digitally watermarked, DRM-free
  • Included format: PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $249.00
price for USA
  • ISBN 978-0-7923-8220-1
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $249.00
price for USA
  • ISBN 978-1-4613-7549-4
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Loading...

Recommended for you

Loading...

Bibliographic Information

Bibliographic Information
Book Title
High Speed CMOS Design Styles
Authors
Copyright
1999
Publisher
Springer US
Copyright Holder
Springer Science+Business Media New York
eBook ISBN
978-1-4615-5573-5
DOI
10.1007/978-1-4615-5573-5
Hardcover ISBN
978-0-7923-8220-1
Softcover ISBN
978-1-4613-7549-4
Edition Number
1
Number of Pages
XIX, 353
Topics