Frontiers in Electronic Testing

Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits

Authors: Sachdev, Manoj, Pineda de Gyvez, Jose

  • Offers broad coverage of topics in test engineering
  • Provides a unique defect-oriented focus of the materials
  • Extensively expanded and updated for this 2nd edition
see more benefits

Buy this book

eBook $189.00
price for USA (gross)
  • ISBN 978-0-387-46547-0
  • Digitally watermarked, DRM-free
  • Included format: PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $249.00
price for USA
  • ISBN 978-0-387-46546-3
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $249.00
price for USA
  • ISBN 978-1-4419-4285-2
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
About this book

Failures of nano-metric technologies owing to defects and shrinking process tolerances give rise to significant challenges for IC testing. As the variation of fundamental parameters such as channel length, threshold voltage, thin oxide thickness and interconnect dimensions goes well beyond acceptable limits, new test methodologies and a deeper insight into the physics of defect-fault mappings are needed. In Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits state of the art of defect-oriented testing is presented from both a theoretical approach as well as from a practical point of view. Step-by-step handling of defect modeling, defect-oriented testing, yield modeling and its usage in common economics practices enables deeper understanding of concepts.

The progression developed in this book is essential to understand new test methodologies, algorithms and industrial practices. Without the insight into the physics of nano-metric technologies, it would be hard to develop system-level test strategies that yield a high IC fault coverage. Obviously, the work on defect-oriented testing presented in the book is not final, and it is an evolving field with interesting challenges imposed by the ever-changing nature of nano-metric technologies. Test and design practitioners from academia and industry will find that Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits lays the foundations for further pioneering work.

Table of contents (2 chapters)

  • Functional and Parametric Defect Models

    Manoj Sachdev, José Pineda de Gyvez

    Pages 23-67

  • Defect-Oriented Analog Testing

    Manoj Sachdev, José Pineda de Gyvez

    Pages 225-287

Buy this book

eBook $189.00
price for USA (gross)
  • ISBN 978-0-387-46547-0
  • Digitally watermarked, DRM-free
  • Included format: PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $249.00
price for USA
  • ISBN 978-0-387-46546-3
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $249.00
price for USA
  • ISBN 978-1-4419-4285-2
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Loading...

Recommended for you

Loading...

Bibliographic Information

Bibliographic Information
Book Title
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits
Authors
Series Title
Frontiers in Electronic Testing
Series Volume
34
Copyright
2007
Publisher
Springer US
Copyright Holder
Springer-Verlag US
eBook ISBN
978-0-387-46547-0
DOI
10.1007/0-387-46547-2
Hardcover ISBN
978-0-387-46546-3
Softcover ISBN
978-1-4419-4285-2
Series ISSN
0929-1296
Edition Number
2
Number of Pages
XXI, 328
Additional Information
Originally published as volume 10 in this series
Topics