Series in Computer Science

Hierarchical Scheduling in Parallel and Cluster Systems

Authors: Dandamudi, Sivarama

Buy this book

eBook $169.00
price for USA (gross)
  • ISBN 978-1-4615-0133-6
  • Digitally watermarked, DRM-free
  • Included format: PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $219.00
price for USA
  • ISBN 978-0-306-47761-4
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $219.00
price for USA
  • ISBN 978-1-4613-4938-9
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
About this book

Multiple processor systems are an important class of parallel systems. Over the years, several architectures have been proposed to build such systems to satisfy the requirements of high performance computing. These architectures span a wide variety of system types. At the low end of the spectrum, we can build a small, shared-memory parallel system with tens of processors. These systems typically use a bus to interconnect the processors and memory. Such systems, for example, are becoming commonplace in high-performance graph­ ics workstations. These systems are called uniform memory access (UMA) multiprocessors because they provide uniform access of memory to all pro­ cessors. These systems provide a single address space, which is preferred by programmers. This architecture, however, cannot be extended even to medium systems with hundreds of processors due to bus bandwidth limitations. To scale systems to medium range i. e. , to hundreds of processors, non-bus interconnection networks have been proposed. These systems, for example, use a multistage dynamic interconnection network. Such systems also provide global, shared memory like the UMA systems. However, they introduce local and remote memories, which lead to non-uniform memory access (NUMA) architecture. Distributed-memory architecture is used for systems with thousands of pro­ cessors. These systems differ from the shared-memory architectures in that there is no globally accessible shared memory. Instead, they use message pass­ ing to facilitate communication among the processors. As a result, they do not provide single address space.

Table of contents (10 chapters)

Buy this book

eBook $169.00
price for USA (gross)
  • ISBN 978-1-4615-0133-6
  • Digitally watermarked, DRM-free
  • Included format: PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $219.00
price for USA
  • ISBN 978-0-306-47761-4
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Softcover $219.00
price for USA
  • ISBN 978-1-4613-4938-9
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Loading...

Recommended for you

Loading...

Bibliographic Information

Bibliographic Information
Book Title
Hierarchical Scheduling in Parallel and Cluster Systems
Authors
Series Title
Series in Computer Science
Copyright
2003
Publisher
Springer US
Copyright Holder
Kluwer Academic/Plenum Publishers, New York
eBook ISBN
978-1-4615-0133-6
DOI
10.1007/978-1-4615-0133-6
Hardcover ISBN
978-0-306-47761-4
Softcover ISBN
978-1-4613-4938-9
Series ISSN
1567-7974
Edition Number
1
Number of Pages
XXV, 251
Topics