Skip to main content
SpringerLink
Log in
Book cover

Variation-Aware Adaptive Voltage Scaling for Digital CMOS Circuits

  • Book
  • © 2013

Overview

Authors:
  1. Martin Wirnshofer

    1. Electrical Engineering, Technische Universität München, Munich, Germany

    View author publications

    You can also search for this author in PubMed   Google Scholar

  • Of interest to researchers and professionals from the Electrical Engineering, Computer Science and Applied Physics communities
  • First comprehensive textbook on adaptive voltage scaling (AVS) by means of in-situ delay monitoring
  • Provides theoretical and practical background on the implementation of in-situ delay monitors
  • Includes a compendium of state-of-the-art dynamic and adaptive voltage scaling techniques
  • A special chapter on the extensive impact of variations at shrinking technology nodes
  • Includes supplementary material: sn.pub/extras

Part of the book series: Springer Series in Advanced Microelectronics (MICROELECTR., volume 41)

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (8 chapters)

  1. Front Matter

    Pages I-XI
    Download chapter PDF

  2. Introduction

    • Martin Wirnshofer
    Pages 1-4

  3. Sources of Variation

    • Martin Wirnshofer
    Pages 5-14

  4. Related Work

    • Martin Wirnshofer
    Pages 15-21

  5. Adaptive Voltage Scaling by In-situ Delay Monitoring

    • Martin Wirnshofer
    Pages 23-30

  6. Design of In-situ Delay Monitors

    • Martin Wirnshofer
    Pages 31-43

  7. Modeling the AVS Control Loop

    • Martin Wirnshofer
    Pages 45-60

  8. Evaluation of the Pre-Error AVS Approach

    • Martin Wirnshofer
    Pages 61-71

  9. Conclusion

    • Martin Wirnshofer
    Pages 73-75

  10. Back Matter

    Pages 77-83
    Download chapter PDF
Back to top

Keywords

About this book

Increasing performance demands in integrated circuits, together with limited energy budgets, force IC designers to find new ways of saving power. One innovative way is the presented adaptive voltage scaling scheme, which tunes the supply voltage according to the present process, voltage and temperature variations as well as aging. The voltage is adapted “on the fly” by means of in-situ delay monitors to exploit unused timing margin, produced by state-of-the-art worst-case designs. This book discusses the design of the enhanced in-situ delay monitors and the implementation of the complete control-loop comprising the monitors, a control-logic and an on-chip voltage regulator. An analytical Markov-based model of the control-loop is derived to analyze its robustness and stability. Variation-Aware Adaptive Voltage Scaling for Digital CMOS Circuits provides an in-depth assessment of the proposed voltage scaling scheme when applied to an arithmetic and an image processing circuit. This book is written for engineers interested in adaptive techniques for low-power CMOS circuits.

Authors and Affiliations

  • Electrical Engineering, Technische Universität München, Munich, Germany

    Martin Wirnshofer

About the author

Martin Wirnshofer received the Dipl.-Ing. degree in Electrical Engineering in 2007 from the Technische Universität München (TUM), Germany. His research on voltage reference circuits earned him the Outstanding Thesis Award by the German Association of Electrical Engineers (VDE). From 2007 to 2008 he was an analog designer with the Embedded Flash Memory Group at Infineon Technologies AG, Munich. Since 2008 he is a doctoral researcher at the Institute for Technical Electronics at TUM and has recently finished his Ph.D. project. He received the Excellence in Teaching Award by the Faculty of Electrical Engineering in 2010 and has authored and co-authored numerous international conference and journal publications. His research interests include low-power and low-voltage circuit design, adaptive circuit techniques and design methodologies for the nanoscale CMOS era. He is a member of the IEEE and the German Association of Electrical Engineers.

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation