Skip to main content

Advances in Neuromorphic Hardware Exploiting Emerging Nanoscale Devices

  • Book
  • © 2017

Overview

  • Employs a flexible format, so that it can be used either (a) as a regular graduate level course textbook or (b) as an advanced research manuscript in the field of neuromorphic hardware
  • Places major emphasis on experimental results, fabricated device technology aspects and not just modeling/simulation-based results
  • Offers highly relevant and interdisciplinary content, uniting the fields of nanoelectronics (devices/materials), computational neuroscience (learning rules/algorithms), and computing (architectures/applications)
  • Includes supplementary material: sn.pub/extras

Part of the book series: Cognitive Systems Monographs (COSMOS, volume 31)

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 119.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 159.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 159.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (11 chapters)

Keywords

About this book

This book covers all major aspects of cutting-edge research in the field of neuromorphic hardware engineering involving emerging nanoscale devices. Special emphasis is given to leading works in hybrid low-power CMOS-Nanodevice design. The book offers readers a bidirectional (top-down and bottom-up) perspective on designing efficient bio-inspired hardware. At the nanodevice level, it focuses on various flavors of emerging resistive memory (RRAM) technology. At the algorithm level, it addresses optimized implementations of supervised and stochastic learning paradigms such as: spike-time-dependent plasticity (STDP), long-term potentiation (LTP), long-term depression (LTD), extreme learning machines (ELM) and early adoptions of restricted Boltzmann machines (RBM) to name a few. The contributions discuss system-level power/energy/parasitic trade-offs, and complex real-world applications. The book is suited for both advanced researchers and students interested in the field.

Editors and Affiliations

  • Department of Electrical Engineering, Indian Institute of Technology Delhi, New Delhi, India

    Manan Suri

About the editor

Dr. Manan Suri (Member, IEEE) is an Assistant Professor with the Department of Electrical Engineering, Indian Institute of Technology – Delhi (IIT-Delhi). He was born in India in 1987. He received his PhD in Nanoelectronics and Nanotechnology from Institut Polytechnique de Grenoble (INPG), France in 2013. He obtained his M.Eng. (2010) and B.S (2009) in Electrical & Computer Engineering from Cornell University, USA. Prior to joining IIT-Delhi, he worked as a Senior Scientist with NXP Semiconductors, Belgium. His research interests include Non-Volatile Memory Technology, Unconventional Computing (Machine-Learning/Neuromorphic), and Semiconductor Devices. He holds several granted and filed US, European and Indian patents. He has authored book chapters and more than 30 papers in reputed international conferences and journals. He serves as committee member and reviewer for IEEE journals/conferences. He is a recipient of several prestigious national and international honors such as the IEI Young Engineers Award, Kusuma Outstanding Young Faculty Fellowship, and Laureat du Prix (NSF-France).

Bibliographic Information

Publish with us