Skip to main content

System-level Test and Validation of Hardware/Software Systems

  • Book
  • © 2005

Overview

  • The reader will learn about the state of the art in system-level validation and test procedures which will enhance both the reliability and performance of system on chip designs

Part of the book series: Springer Series in Advanced Microelectronics (MICROELECTR., volume 17)

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (9 chapters)

Keywords

About this book

New manufacturing technologies have made possible the integration of entire systems on a single chip. This new design paradigm, termed system-on-chip (SOC), together with its associated manufacturing problems, represents a real challenge for designers.

SOC is also reshaping approaches to test and validation activities. These are beginning to migrate from the traditional register-transfer or gate levels of abstraction to the system level. Until now, test and validation have not been supported by system-level design tools so designers have lacked the infrastructure to exploit all the benefits stemming from the adoption of the system level of abstraction. Research efforts are already addressing this issue.

This monograph provides a state-of-the-art overview of the current validation and test techniques by covering all aspects of the subject including:

  • modeling of bugs and defects;
  • stimulus generation for validation and test purposes (including timing errors;
  • design for testability.

Editors and Affiliations

  • Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy

    Matteo Sonza Reorda, Massimo Violante

  • Department of Computer and Information Science, Linköping University, Linköping, Sweden

    Zebo Peng

About the editors

Matteo Sonza Reorda is the leader of the computer-aided design group of the Dipartimento di Automatica e Informatica, Politecnico di Torino. Zebo Peng is Professor of the chair in Computer Systems and Director of the Embedded Systems Laboratory at Linköping University.

Bibliographic Information

Publish with us