Skip to main content
Book cover

Testing Static Random Access Memories

Defects, Fault Models and Test Patterns

  • Book
  • © 2004

Overview

Part of the book series: Frontiers in Electronic Testing (FRET, volume 26)

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (11 chapters)

  1. Introductory

  2. Testing single-port and two-port SRAMs

  3. Testing p-port SRAMs

Keywords

About this book

Testing Static Random Access Memories covers testing of one of the important semiconductor memories types; it addresses testing of static random access memories (SRAMs), both single-port and multi-port. It contributes to the technical acknowledge needed by those involved in memory testing, engineers and researchers. The book begins with outlining the most popular SRAMs architectures. Then, the description of realistic fault models, based on defect injection and SPICE simulation, are introduced. Thereafter, high quality and low cost test patterns, as well as test strategies for single-port, two-port and any p-port SRAMs are presented, together with some preliminary test results showing the importance of the new tests in reducing DPM level. The impact of the port restrictions (e.g., read-only ports) on the fault models, tests, and test strategies is also discussed.
Features:
-Fault primitive based analysis of memory faults,
-A complete framework of and classification memory faults,
-A systematic way to develop optimal and high quality memory test algorithms,
-A systematic way to develop test patterns for any multi-port SRAM,
-Challenges and trends in embedded memory testing.

Reviews

From the reviews:

"Static random access memories (SRAMs) enjoy a strategic position in the microelectronic industry. … This book concentrates on the study of fault modeling, testing and test strategies for SRAMs. … The book provides a well-written coverage in the area of single-, two- and n-port SRAM testing, fault modeling, and simulation. It is well-organized and very timely. … The book promises to make valuable contribution to the education of graduate students … . I highly recommend this book … ." (Mile Stojcev, Microelectronics Reliability, Vol. 45, 2005)

Authors and Affiliations

  • Delft University of Technology, The Netherlands

    Said Hamdioui

Bibliographic Information

Publish with us