Skip to main content

Rapid Prototyping of Digital Systems

Quartus® II Edition

  • Textbook
  • © 2006

Overview

  • Uses Altera's new Quartus II CAD tool
  • Includes laboratory projects for Altera's UP 2 and the new UP 3 FPGA board
  • Presents System-on-a-Programmable Chip design using the NIOS processor
  • Includes supplementary material: sn.pub/extras
  • 20k Accesses

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (17 chapters)

Keywords

About this book

Rapid Prototyping of Digital Systems: Quartus II Edition provides an exciting and challenging laboratory component for undergraduate digital logic and computer design courses using FPGAs and CAD tools for simulation and hardware implementation. The more advanced topics and exercises also make this text useful for upper level courses in digital logic, programmable logic, and embedded systems. This new version of the widely used Rapid Prototyping of Digital Systems, Second Edition, now uses Altera's new Quartus II CAD tool and includes laboratory projects for Altera's UP 2 and the new UP 3 FPGA board.

Rapid Prototyping of Digital Systems: Quartus II Edition includes four tutorials on the Altera Quartus II and NIOS II tool environment, an overview of programmable logic, and IP cores with several easy-to-use input and output functions. These features were developed to help students get started quickly. Early design examples use schematic capture and IP cores developed for the Altera UP FPGA boards. VHDL is used for more complex designs after a short introduction to VHDL-based synthesis. New to this edition is an overview of System-on-a-Programmable Chip (SOPC) technology and SOPC design examples for the UP3 using Altera's new NIOS II Processor hardware and C software development tools.

Authors and Affiliations

  • School of Electrical & Computer Engin., Georgia Institute of Technology, Atlanta, USA

    James O. Hamblen

  • School of Computing, Southern Adventist University, Collegedale, USA

    Tyson S. Hall

  • Dept. Biomedical Engineering, University of Florida, Gainesville, USA

    Michael D. Furman

Bibliographic Information

Publish with us