Logo - springer
Slogan - springer

Engineering - Electronics & Electrical Engineering | Integrated Circuit Defect-Sensitivity: Theory and Computational Models

Integrated Circuit Defect-Sensitivity: Theory and Computational Models

Pineda de Gyvez, Jose

1993, XXIV, 167 p.

Available Formats:
eBook
Information

Springer eBooks may be purchased by end-customers only and are sold without copy protection (DRM free). Instead, all eBooks include personalized watermarks. This means you can read the Springer eBooks across numerous devices such as Laptops, eReaders, and tablets.

You can pay for Springer eBooks with Visa, Mastercard, American Express or Paypal.

After the purchase you can directly download the eBook file or read it online in our Springer eBook Reader. Furthermore your eBook will be stored in your MySpringer account. So you can always re-download your eBooks.

 
$139.00

(net) price for USA

ISBN 978-1-4615-3158-6

digitally watermarked, no DRM

Included Format: PDF

download immediately after purchase


learn more about Springer eBooks

add to marked items

Hardcover
Information

Hardcover version

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.

 
$179.00

(net) price for USA

ISBN 978-0-7923-9306-1

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days


add to marked items

Softcover
Information

Softcover (also known as softback) version.

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.

 
$179.00

(net) price for USA

ISBN 978-1-4613-6383-5

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days


add to marked items

  • About this book

The history of this book begins way back in 1982. At that time a research proposal was filed with the Dutch Foundation for Fundamental Research on Matter concerning research to model defects in the layer structure of integrated circuits. It was projected that the results may be useful for yield estimates, fault statistics and for the design of fault tolerant structures. The reviewers were not in favor of this proposal and it disappeared in the drawers. Shortly afterwards some microelectronics industries realized that their survival may depend on a better integration between technology-and design-laboratories. For years the "silicon foundry" concept had suggested a fairly rigorous separation between the two areas. The expectation was that many small design companies would share the investment into the extremely costful Silicon fabrication plants while designing large lots of application-specific integrated circuits (ASIC's). Those fabrication plants would be concentrated with only a few market leaders.

Content Level » Research

Related subjects » Electronics & Electrical Engineering

Table of contents 

Foreword. Preface. 1. Introduction. 2. Defect Semantics and Yield Modeling. 3. Computational Models for Defect-Sensitivity. 4. Single Defect Multiple Layer. 5. Fault Analysis and Multiple Layer Critical Areas. 6. Single Defect Single Layer (SDSL) Model. 7. IC Yield Prediction and Single Layer Critical Areas. 8. Single vs. Multiple Layer Critical Areas. References. Appendix 1: Sources of Defect Mechanisms. Appendix 2: End Effects of Critical Regions. Appendix 3: NMOS Technology File. Index.

Popular Content within this publication 

 

Articles

Read this Book on Springerlink

Services for this book

New Book Alert

Get alerted on new Springer publications in the subject area of Electrical Engineering.