Skip to main content
Book cover

Routing Algorithms in Networks-on-Chip

  • Book
  • © 2014

Overview

  • Provides a comprehensive overview of routing algorithms for Networks-on-Chip and NoC-based, manycore systems
  • Describes routing algorithms for NoC architectures at all abstraction levels, from the algorithmic level to actual implementation
  • Discusses the impact on NoC routing algorithms of key design objectives, such as power dissipation, energy consumption, thermal aspects, reliability, and performance

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (14 chapters)

  1. Performance Improvement

  2. Multicast Communication

  3. Fault Tolerance and Reliability

  4. Power/Energy and Thermal Issues

  5. Emerging Technologies

  6. Industrial Case Study

Keywords

About this book

This book provides a single-source reference to routing algorithms for Networks-on-Chip (NoCs), as well as in-depth discussions of advanced solutions applied to current and next generation, many core NoC-based Systems-on-Chip (SoCs). After a basic introduction to the NoC design paradigm and architectures, routing algorithms for NoC architectures are presented and discussed at all abstraction levels, from the algorithmic level to actual implementation.  Coverage emphasizes the role played by the routing algorithm and is organized around key problems affecting current and next generation, many-core SoCs. A selection of routing algorithms is included, specifically designed to address key issues faced by designers in the ultra-deep sub-micron (UDSM) era, including performance improvement, power, energy, and thermal issues, fault tolerance and reliability.

Editors and Affiliations

  • Facoltà di Ingegneria, Università degli Studi di Enna, 'Kore', Enna, Italy

    Maurizio Palesi

  • Department of IT, University of Turku, Turku, Finland

    Masoud Daneshtalab

Bibliographic Information

  • Book Title: Routing Algorithms in Networks-on-Chip

  • Editors: Maurizio Palesi, Masoud Daneshtalab

  • DOI: https://doi.org/10.1007/978-1-4614-8274-1

  • Publisher: Springer New York, NY

  • eBook Packages: Engineering, Engineering (R0)

  • Copyright Information: Springer Science+Business Media New York 2014

  • Hardcover ISBN: 978-1-4614-8273-4

  • Softcover ISBN: 978-1-4939-5511-4

  • eBook ISBN: 978-1-4614-8274-1

  • Edition Number: 1

  • Number of Pages: XIV, 410

  • Number of Illustrations: 122 b/w illustrations, 97 illustrations in colour

  • Topics: Circuits and Systems, Processor Architectures, Electronics and Microelectronics, Instrumentation

Publish with us