Logo - springer
Slogan - springer

Engineering - Circuits & Systems | Protecting Chips Against Hold Time Violations Due to Variability

Protecting Chips Against Hold Time Violations Due to Variability

Neuberger, Gustavo, Wirth, Gilson, Reis, Ricardo

2014, XI, 107 p. 76 illus., 51 illus. in color.

Available Formats:
eBook
Information

Springer eBooks may be purchased by end-customers only and are sold without copy protection (DRM free). Instead, all eBooks include personalized watermarks. This means you can read the Springer eBooks across numerous devices such as Laptops, eReaders, and tablets.

You can pay for Springer eBooks with Visa, Mastercard, American Express or Paypal.

After the purchase you can directly download the eBook file or read it online in our Springer eBook Reader. Furthermore your eBook will be stored in your MySpringer account. So you can always re-download your eBooks.

 
$99.00

(net) price for USA

ISBN 978-94-007-2427-3

digitally watermarked, no DRM

Included Format: PDF and EPUB

download immediately after purchase


learn more about Springer eBooks

add to marked items

Hardcover
Information

Hardcover version

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.

 
$129.00

(net) price for USA

ISBN 978-94-007-2426-6

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days


add to marked items

  • Presents a statistical analysis of the critical clock skew in several test paths, due to process variability in 130nm and 90nm CMOS technology
  • Studies the consequences of variability in several aspects of circuit design
  • Focuses specifically on the effects of storage elements on circuit design

This book presents physical understanding, modeling and simulation, on-chip characterization, layout solutions, and design techniques that are effective to enhance the reliability of various circuit units.  The consequences of variability to several aspects of circuit design, such as logic gates, storage elements, clock distribution, and any other that can be affected by process variations are discussed, with a key focus on storage elements.  The authors present a statistical analysis of the critical clock skew in several test paths, due to process variability in 130nm and 90nm CMOS technology. To facilitate an on-wafer test, a measurement circuit with a precision compatible to the speed of the technology is described.

 ·         Provides a comprehensive review of various reliability mechanisms;

·         Describes practical modeling and characterization techniques for reliability

·         Includes thorough presentation of robust design techniques for major VLSI design units

·         Promotes physical understanding with first-principle simulations

Content Level » Research

Keywords » Digital Circuit Design - Efficiency - Testing - Variability

Related subjects » Circuits & Systems - Communication Networks

Table of contents / Sample pages 

Popular Content within this publication 

 

Articles

Read this Book on Springerlink

Services for this book

New Book Alert

Get alerted on new Springer publications in the subject area of Circuits and Systems.