Skip to main content

Spintronics-based Computing

  • Book
  • © 2015

Overview

  • Provides a panoramic view of spintronics nanodevices-based computing
  • Presents material at a level accessible to readers without deep background in magnetism and spin electronics
  • Enables the design of modern electronics, with data non-volatility, hardness to radiation, fast data access and low-power consumption

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 89.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 119.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (8 chapters)

Keywords

About this book

This book provides a comprehensive introduction to spintronics-based computing for the next generation of ultra-low power/highly reliable logic. It will cover aspects from device to system-level, including magnetic memory cells, device modeling, hybrid circuit structure, design methodology, CAD tools, and technological integration methods. This book is accessible to a variety of readers and little or no background in magnetism and spin electronics are required to understand its content. The multidisciplinary team of expert authors from circuits, devices, computer architecture, CAD and system design reveal to readers the potential of spintronics nanodevices to reduce power consumption, improve reliability and enable new functionality.

Editors and Affiliations

  • Spintronics Interdisciplinary Center, Beihang University, Beijing, China

    Weisheng Zhao

  • CEA, Grenoble, France

    Guillaume Prenat

About the editors

Weisheng Zhao, received the Ph.D. degree in physics from the University of Paris-Sud, France, in 2007. From 2004 to 2008, he investigated Spintronic devices based logic circuits. Since 2009, he joined the CNRS as a tenured research scientist and his interest includes the hybrid integration of nanodevices with CMOS circuit and new non-volatile memory (40 nm technology node and below) like MRAM circuit and architecture design. Weisheng has authored or co-authored more than 120 scientific papers (e.g Advanced Material, Nature Communications, >40 IEEE Transactions etc.); he is also the principal inventor of 4 international patents. Since 2014, he becomes “Youth 1000 plan” distinguished professor in Beihang University, Beijing, China where he leads the Spintronics Interdisciplinary Center. He is a senior member of IEEE.

Guillaume Prenat is a researcher in microelectronics now in charge of the design activity for Spintec Lab. He graduated from Grenoble Institute of Technology in France, in 2002. He obtained a PhD degree in the field of analog and mixed signal testing in 2005. He joined the spintronics laboratory SPINTEC in November 2006 to take in charge the design activity. He holds 6 international patents and has authored or co-authored 45 scientific publications in this field.

Bibliographic Information

  • Book Title: Spintronics-based Computing

  • Editors: Weisheng Zhao, Guillaume Prenat

  • DOI: https://doi.org/10.1007/978-3-319-15180-9

  • Publisher: Springer Cham

  • eBook Packages: Engineering, Engineering (R0)

  • Copyright Information: Springer International Publishing Switzerland 2015

  • Hardcover ISBN: 978-3-319-15179-3Published: 22 May 2015

  • Softcover ISBN: 978-3-319-34661-8Published: 13 October 2016

  • eBook ISBN: 978-3-319-15180-9Published: 11 May 2015

  • Edition Number: 1

  • Number of Pages: IX, 253

  • Number of Illustrations: 25 b/w illustrations, 174 illustrations in colour

  • Topics: Circuits and Systems, Electronic Circuits and Devices, Processor Architectures

Publish with us