Overview
- Discusses in detail a wide range of all-digital phase-locked loops architectures
- Presents a unified framework in which to model time-to-digital converters for ADPLLs
- Explains a procedure to predict and simulate phase noise in oscillators and ADPLLs
- Describes an efficient approach to model ADPLLS
- Includes Simulink and Matlab code to reproduce the examples in the book
- Includes supplementary material: sn.pub/extras
Part of the book series: Analog Circuits and Signal Processing (ACSP)
Access this book
Tax calculation will be finalised at checkout
Other ways to access
Table of contents (7 chapters)
Keywords
About this book
Authors and Affiliations
Bibliographic Information
Book Title: Noise-Shaping All-Digital Phase-Locked Loops
Book Subtitle: Modeling, Simulation, Analysis and Design
Authors: Francesco Brandonisio, Michael Peter Kennedy
Series Title: Analog Circuits and Signal Processing
DOI: https://doi.org/10.1007/978-3-319-03659-5
Publisher: Springer Cham
eBook Packages: Engineering, Engineering (R0)
Copyright Information: Springer International Publishing Switzerland 2014
Hardcover ISBN: 978-3-319-03658-8Published: 08 January 2014
Softcover ISBN: 978-3-319-34441-6Published: 27 August 2016
eBook ISBN: 978-3-319-03659-5Published: 17 December 2013
Series ISSN: 1872-082X
Series E-ISSN: 2197-1854
Edition Number: 1
Number of Pages: XIII, 177
Number of Illustrations: 66 b/w illustrations, 79 illustrations in colour
Topics: Circuits and Systems, Signal, Image and Speech Processing, Electronics and Microelectronics, Instrumentation