Logo - springer
Slogan - springer

Engineering - Circuits & Systems | Source-Synchronous Networks-On-Chip - Circuit and Architectural Interconnect Modeling

Source-Synchronous Networks-On-Chip

Circuit and Architectural Interconnect Modeling

Mandal, Ayan, Khatri, Sunil P., Mahapatra, Rabi

2014, XIII, 143 p. 95 illus., 10 illus. in color.

Available Formats:
eBook
Information

Springer eBooks may be purchased by end-customers only and are sold without copy protection (DRM free). Instead, all eBooks include personalized watermarks. This means you can read the Springer eBooks across numerous devices such as Laptops, eReaders, and tablets.

You can pay for Springer eBooks with Visa, Mastercard, American Express or Paypal.

After the purchase you can directly download the eBook file or read it online in our Springer eBook Reader. Furthermore your eBook will be stored in your MySpringer account. So you can always re-download your eBooks.

 
$99.00

(net) price for USA

ISBN 978-1-4614-9405-8

digitally watermarked, no DRM

Included Format: PDF and EPUB

download immediately after purchase


learn more about Springer eBooks

add to marked items

Hardcover
Information

Hardcover version

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.

 
$129.00

(net) price for USA

ISBN 978-1-4614-9404-1

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days


add to marked items

  • Describes novel methods for high-speed network-on-chip (NoC) design
  • Enables readers to understand NoC design from both circuit and architectural levels
  • Provides circuit-level details of the NoC (including clocking, router design), along with a high-speed, resonant clocking style which is used in the NoC
  • Includes architectural simulations of the NoC, demonstrating significantly superior performance over the state-of-the-art
This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks.  The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized.  Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.
 
• Describes novel methods for high-speed network-on-chip (NoC) design;
• Enables readers to understand NoC design from both circuit and architectural levels;
• Provides circuit-level details of the NoC (including clocking, router design), along with a high-speed, resonant clocking style which is used in the NoC;
• Includes architectural simulations of the NoC, demonstrating significantly superior performance over the state-of-the-art.

Content Level » Research

Keywords » Low-Jitter Clock for Network-on-Chip - Networks-on-Chip - NoC - NoC Interconnect - On-chip Communication Architecture - Resonant Clocking - Source-synchronous Networks-on-Chip - System-on-Chip

Related subjects » Circuits & Systems - Communication Networks - Electronics & Electrical Engineering

Table of contents / Preface / Sample pages 

Popular Content within this publication 

 

Articles

Read this Book on Springerlink

Services for this book

New Book Alert

Get alerted on new Springer publications in the subject area of Circuits and Systems.