Logo - springer
Slogan - springer

Engineering - Circuits & Systems | Designing 2D and 3D Network-on-Chip Architectures

Designing 2D and 3D Network-on-Chip Architectures

Tatas, K., Siozios, K., Soudris, D., Jantsch, A.

2014, XIII, 265 p. 144 illus., 79 illus. in color.

Available Formats:
eBook
Information

Springer eBooks may be purchased by end-customers only and are sold without copy protection (DRM free). Instead, all eBooks include personalized watermarks. This means you can read the Springer eBooks across numerous devices such as Laptops, eReaders, and tablets.

You can pay for Springer eBooks with Visa, Mastercard, American Express or Paypal.

After the purchase you can directly download the eBook file or read it online in our Springer eBook Reader. Furthermore your eBook will be stored in your MySpringer account. So you can always re-download your eBooks.

 
$89.99

(net) price for USA

ISBN 978-1-4614-4274-5

digitally watermarked, no DRM

Included Format: PDF and EPUB

download immediately after purchase


learn more about Springer eBooks

add to marked items

Hardcover
Information

Hardcover version

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.

 
$119.00

(net) price for USA

ISBN 978-1-4614-4273-8

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days


add to marked items

  • Describes essential theory, practice and state-of-the-art applications of 2D and 3D Network-on-Chip interconnect  
  • Enables readers to exploit parallelism in processor architecture, with interconnect design that is efficient in terms of energy and performance  
  • Covers topics not available in other books, such as NoC and distributed memory organization, dynamic memory management and abstract data type support in many-core platforms, and distributed hierarchical power management

This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect.  It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools.  Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliabilty.  Case studies are used to illuminate new design methodologies. 

·         Describes essential theory, practice and state-of-the-art applications of 2D and 3D Network-on-Chip interconnect;

·         Enables readers to exploit parallelism in processor architecture, with interconnect design that is efficient in terms of energy and performance;

·         Covers topics not available in other books, such as NoC and distributed memory organization, dynamic memory management and abstract data type support in many-core platforms, and distributed hierarchical power management.

Content Level » Professional/practitioner

Keywords » 3D Network-on-Chip - Embedded Systems Design - Integrated Circuit Design - Low-power Network-on-Chip - Network-on-Chip - Network-on-Chip Architecture - Network-on-Chip Reliability - NoC - NoC-based System Integration

Related subjects » Circuits & Systems - Communication Networks - Electronics & Electrical Engineering

Table of contents 

Part I: Network-on-Chip Design Methodology.- Network-on-Chip Technology: A Paradigm Shift.- NoC Modeling and Topology Exploration.- Communication Architecture.- Power and Thermal Effects and Management.- NoC-based System Integration.- NoC Verification and Testing.- The Spidergon STNoC.- Middleware Memory Management in NoC.- On Designing 3-D Platforms.- The SYSMANTIC NoC Design and Prototyping Framework.- Part II: Suggested Projects.-  Projects on Network-on Chip.

Popular Content within this publication 

 

Articles

Read this Book on Springerlink

Services for this book

New Book Alert

Get alerted on new Springer publications in the subject area of Circuits and Systems.