Overview
- Starts from the ground-up and explains what power is, how it is measured and how it impacts on the ASIC design process
- Provides essential information in an easy to read and understand format, using basic examples
- Explains what power intent is, how to describe it precisely and what techniques can be used to achieve the power intent with the two key standards, the Unified Power Format (UPF) and Common Power Format (CPF)
Access this book
Tax calculation will be finalised at checkout
Other ways to access
Table of contents (9 chapters)
-
Front Matter
-
Back Matter
Keywords
About this book
Authors and Affiliations
About the authors
J. Bhasker is a well-known expert in the area of hardware description languages and RTL synthesis. He has been chair of two working groups: the IEEE 1076.6 VHDL Synthesis and the IEEE 1364.1 Verilog Synthesis and was awarded the IEEE Computer Society Outstanding Contribution Award in 2005. He is an architect at eSilicon Corporation responsible for the timing of many complex designs.
 Rakesh Chadha is a CAE and Design Professional with over 25 years experience, including 18 years in project leadership and technical management. He was responsible for the timing and signal integrity for the Sematech project on Chip Parasitic Extraction and Signal Integrity Verification. He is Director of Design Technology at eSilicon Corporation and is responsible for complex SOC design methodology.
Bibliographic Information
Book Title: An ASIC Low Power Primer
Book Subtitle: Analysis, Techniques and Specification
Authors: Rakesh Chadha, J. Bhasker
DOI: https://doi.org/10.1007/978-1-4614-4271-4
Publisher: Springer New York, NY
eBook Packages: Engineering, Engineering (R0)
Copyright Information: Springer Science+Business Media New York 2013
Hardcover ISBN: 978-1-4614-4270-7
Softcover ISBN: 978-1-4899-9150-8
eBook ISBN: 978-1-4614-4271-4
Edition Number: 1
Number of Pages: XIV, 218
Topics: Circuits and Systems, Electronics and Microelectronics, Instrumentation, Processor Architectures