Skip to main content
Book cover

Constraining Designs for Synthesis and Timing Analysis

A Practical Guide to Synopsys Design Constraints (SDC)

  • Book
  • © 2013

Overview

  • Provides a hands-on guide to create constraints for synthesis and timing analysis, using Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints
  • Explains fundamental concepts around SDC constraints and its application in a design
  • Explains SDC command syntax, semantics and options
  • Includes key topics of interest to a synthesis, static timing analysis or place and route engineer
  • Explains which constraints command to use for ease of maintenance and reuse, given several options possible to achieve the same effect on timing
  • Includes supplementary material: sn.pub/extras

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 159.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (17 chapters)

Keywords

About this book

This book serves as a hands-on guide to timing constraints in integrated circuit design.  Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly.  Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing.  Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.

Authors and Affiliations

  • Atrenta, Inc., San Jose, USA

    Sridhar Gangadharan

  • Xilinx, Hyderabad, India

    Sanjay Churiwala

About the authors

Sanjay Churiwala is an Electronics Engineer from IIT Kharagpur, with two decades of experience in EDA and VLSI. His interest areas include rule checking, synthesis, simulation, STA, Power and Clock Domain Crossings and Synchronization. He currently works at Hyderabad office of Xilinx.

Sridhar Gangadharan  is a Senior Product Engineering Director for Timing Constraints Analysis and SpyGlass  RTL Analysis Products at Atrenta. He has over 20 years of experience in the electronic design automation industry. His interest areas include RTL verification, timing closure, delay calculation and memory compilers. He holds a Bachelors degree in Computer Science and Engineering from Indian Institute of Technology in Delhi. He is based in San Jose, CA.

Bibliographic Information

  • Book Title: Constraining Designs for Synthesis and Timing Analysis

  • Book Subtitle: A Practical Guide to Synopsys Design Constraints (SDC)

  • Authors: Sridhar Gangadharan, Sanjay Churiwala

  • DOI: https://doi.org/10.1007/978-1-4614-3269-2

  • Publisher: Springer New York, NY

  • eBook Packages: Engineering, Engineering (R0)

  • Copyright Information: Springer Science+Business Media New York 2013

  • Hardcover ISBN: 978-1-4614-3268-5

  • Softcover ISBN: 978-1-4899-8916-1

  • eBook ISBN: 978-1-4614-3269-2

  • Edition Number: 1

  • Number of Pages: XXVII, 226

  • Topics: Circuits and Systems, Electronics and Microelectronics, Instrumentation, Processor Architectures

Publish with us