Logo - springer
Slogan - springer

Engineering - Circuits & Systems | Constraining Designs for Synthesis and Timing Analysis - A Practical Guide to Synopsys Design

Constraining Designs for Synthesis and Timing Analysis

A Practical Guide to Synopsys Design Constraints (SDC)

Gangadharan, Sridhar, Churiwala, Sanjay

2013, XXVII, 226 p. 116 illus.

Available Formats:
eBook
Information

Springer eBooks may be purchased by end-customers only and are sold without copy protection (DRM free). Instead, all eBooks include personalized watermarks. This means you can read the Springer eBooks across numerous devices such as Laptops, eReaders, and tablets.

You can pay for Springer eBooks with Visa, Mastercard, American Express or Paypal.

After the purchase you can directly download the eBook file or read it online in our Springer eBook Reader. Furthermore your eBook will be stored in your MySpringer account. So you can always re-download your eBooks.

 
$89.95

(net) price for USA

ISBN 978-1-4614-3269-2

digitally watermarked, no DRM

Included Format: PDF and EPUB

download immediately after purchase


learn more about Springer eBooks

add to marked items

Hardcover
Information

Hardcover version

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.

 
$119.00

(net) price for USA

ISBN 978-1-4614-3268-5

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days


add to marked items

  • Provides a hands-on guide to create constraints for synthesis and timing analysis, using Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints
  • Explains fundamental concepts around SDC constraints and its application in a design
  • Explains SDC command syntax, semantics and options
  • Includes key topics of interest to a synthesis, static timing analysis or  place and route engineer
  • Explains which constraints command to use for ease of maintenance and reuse, given several options possible to achieve the same effect on timing

This book serves as a hands-on guide to timing constraints in integrated circuit design.  Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly.  Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing.  Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.

 ·         Provides a hands-on guide to synthesis and timing analysis, using Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints;

·         Includes key topics of interest to a synthesis, static timing analysis or  place and route engineer;

·         Explains which constraints command to use for ease of maintenance and reuse, given several options possible to achieve the same effect on timing;

·         Explains fundamental concepts and provides exact command syntax.

Content Level » Professional/practitioner

Keywords » ASIC - FPGA - Integrated Circuit Design - Placement and Routing - Static Timing Analysis - Synopsys Design Constraints (SDC) - Timing Analysis - Timing Closure - Timing Constraints - Xilinx Design Constraints

Related subjects » Circuits & Systems - Communication Networks - Electronics & Electrical Engineering

Table of contents / Preface / Sample pages 

Popular Content within this publication 

 

Articles

Read this Book on Springerlink

Services for this book

New Book Alert

Get alerted on new Springer publications in the subject area of Circuits and Systems.