Logo - springer
Slogan - springer

Engineering - Circuits & Systems | Multi-Net Optimization of VLSI Interconnect

Multi-Net Optimization of VLSI Interconnect

Moiseev, Konstantin, Kolodny, Avinoam, Wimer, Shmuel

2015, XVI, 233 p. 124 illus., 44 illus. in color.

Available Formats:
eBook
Information

Springer eBooks may be purchased by end-customers only and are sold without copy protection (DRM free). Instead, all eBooks include personalized watermarks. This means you can read the Springer eBooks across numerous devices such as Laptops, eReaders, and tablets.

You can pay for Springer eBooks with Visa, Mastercard, American Express or Paypal.

After the purchase you can directly download the eBook file or read it online in our Springer eBook Reader. Furthermore your eBook will be stored in your MySpringer account. So you can always re-download your eBooks.

 
$89.99

(net) price for USA

ISBN 978-1-4614-0821-5

digitally watermarked, no DRM

Included Format: PDF and EPUB

download immediately after purchase


learn more about Springer eBooks

add to marked items

Hardcover
Information

Hardcover version

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.

 
$119.00

(net) price for USA

ISBN 978-1-4614-0820-8

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days


add to marked items

  • Describes the evolution of interconnect scaling and provides new techniques for layout migration and optimization, focusing on multi-net optimization
  • Presents research results that provide a level of design optimization which does not exist in commercially-available design automation software tools
  • Includes mathematical properties and conditions for optimality of layout, describes and analyses algorithmic solutions, and supplements analysis with examples taken from state-of-the-art chips

This book covers layout design and layout migration methodologies for optimizing multi-net wire structures in advanced VLSI interconnects. Scaling-dependent models for interconnect power, interconnect delay and crosstalk noise are covered in depth, and several design optimization problems are addressed, such as minimization of interconnect power under delay constraints, or design for minimal delay in wire bundles within a given routing area. A handy reference or a guide for design methodologies and layout automation techniques, this book provides a foundation for physical design challenges of interconnect in advanced integrated circuits.
 • Describes the evolution of interconnect scaling and provides new techniques for layout migration and optimization, focusing on multi-net optimization;
• Presents research results that provide a level of design optimization which does not exist in commercially-available design automation software tools;
• Includes mathematical properties and conditions for optimality of layout, describes and analyses algorithmic solutions, and supplements analysis with examples taken from state-of-the-art chips.

This book addresses an intriguing engineering challenge, namely the design of an enormous maze of wires, which run in about a dozen metal layers above billions of transistors in a modern processor. The physical insight, mathematical rigor and methodological approach described in the book, are essential for engineers and computer architects, as they develop new systems of ever-increasing complexity and migrate them to new generations of device technologies.  The Authors of this book didn’t only develop the academic methodologies, but actually developed CAD tools, and implemented their tools and methodologies to design VLSI chips. I had the privilege to work with them.

--Mooly Eden, Senior Vice President, Intel Corporation; President, Intel Israel

The speed, power, area, and reliability of high performance integrated circuits are determined by the on-chip interconnect. With the publication of this book, an important niche has been filled; that is local and global on-chip interconnect optimization. This book provides a theoretical basis for the practical design of the key issue in modern integrated circuits, the on-chip interconnect.

--Eby G. Friedman, Distinguished Professor, University of Rochester

Content Level » Professional/practitioner

Keywords » Embedded Systems - Interconnect optimization - Interconnect scalability - Interconnection networks - Multi-Net Optimization of VLSI Interconnect - Networks on Chip - On-chip interconnect - VLSI Interconnect

Related subjects » Circuits & Systems - Communication Networks - Electronics & Electrical Engineering

Table of contents / Preface / Sample pages 

Popular Content within this publication 

 

Articles

Read this Book on Springerlink

Services for this book

New Book Alert

Get alerted on new Springer publications in the subject area of Circuits and Systems.