Springer eBooks may be purchased by end-customers only and are sold without copy protection (DRM free). Instead, all eBooks include personalized watermarks. This means you can read the Springer eBooks across numerous devices such as Laptops, eReaders, and tablets.
You can pay for Springer eBooks with Visa, Mastercard, American Express or Paypal.
After the purchase you can directly download the eBook file or read it online in our Springer eBook Reader. Furthermore your eBook will be stored in your MySpringer account. So you can always re-download your eBooks.
Describes the most important design techniques that have been invented, proposed, and applied to reduce both dynamic power and static power dissipation in networks-on-chip-based architectures
Applies state-of-the-art, low-power design techniques to the design of on-chip networks to demonstrate the methodology of the design of high-speed, low-power connections
Offers a single-source reference to the latest research, otherwise available only in disparate journals and conference proceedings
Low Power Networks-on-Chip
In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities, since power and energy issues
still represent one of the limiting factors in integrating multi- and many-cores
on a single chip.
This book covers power and energy aware design techniques from several perspectives and abstraction levels and offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.
•Describes the most important design techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in networks-on-chip based architectures;
•Applies state-of-the-art, low-power design techniques to the design of Networks-on-Chip, to demonstrate methodology for design of high-speed, low-power interconnect;
•Offers a single source reference to the latest research, otherwise available only in disparate journals and conference proceedings.
Content Level »Research
Keywords »Embedded Systems - High Speed Interconnect - Low Power Design - Network on Chip - On-Chip Communication Architectures - System-on-Chip
Network-on-Chip Power Estimation.- Timing.- synchronous/asynchronous communication.- Network-on-Chip link design.- Topology exploration.- Network-on-Chip support for CMP/MPSoCs.- Network design for 3D stacked logic and memory.- Beyond the wired Network-on-Chip.