Editors:
- Provides a state-of-the-art overview of system design using MPSoC architectures
- Describes current trends in on-chip communication architectures;
- Offers extensive coverage of system design integrating MPSoC architectures with reconfigurable hardware
- Includes coverage of challenges in physical design for multi- and manycore hardware architectures
- Includes supplementary material: sn.pub/extras
Buy it now
Buying options
Tax calculation will be finalised at checkout
Other ways to access
This is a preview of subscription content, log in via an institution to check for access.
Table of contents (11 chapters)
-
Front Matter
-
“Application Mapping and Communication Infrastructure”
-
Front Matter
-
-
“Application Mapping and Communication Infrastructure
-
“Reconfigurable Hardware in Multiprocessor Systems”
-
Front Matter
-
-
“Reconfigurable Hardware in Multiprocessor Systems
-
“Physical Design of Multiprocessor Systems”
-
Front Matter
-
-
“Physical Design of Multiprocessor Systems
-
Trends and Challenges for Multiprocessor Systems
-
Front Matter
-
-
Back Matter
About this book
Editors and Affiliations
-
Fak. Elektrotechnik, Inst. Technik der, Universität Karlsruhe, Karlsruhe, Germany
Michael Hübner
-
Institut für Technik der, Informationsverarbeitung, Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany
Jürgen Becker
Bibliographic Information
Book Title: Multiprocessor System-on-Chip
Book Subtitle: Hardware Design and Tool Integration
Editors: Michael Hübner, Jürgen Becker
DOI: https://doi.org/10.1007/978-1-4419-6460-1
Publisher: Springer New York, NY
eBook Packages: Engineering, Engineering (R0)
Copyright Information: Springer Science+Business Media, LLC 2011
Hardcover ISBN: 978-1-4419-6459-5
Softcover ISBN: 978-1-4899-8246-9
eBook ISBN: 978-1-4419-6460-1
Edition Number: 1
Number of Pages: VIII, 270
Topics: Circuits and Systems, Computer-Aided Engineering (CAD, CAE) and Design