Logo - springer
Slogan - springer

Engineering - Circuits & Systems | The Complete Verilog Book

The Complete Verilog Book

Sagdeo, Vivek

1998, XXV, 464 p.

Available Formats:
eBook
Information

Springer eBooks may be purchased by end-customers only and are sold without copy protection (DRM free). Instead, all eBooks include personalized watermarks. This means you can read the Springer eBooks across numerous devices such as Laptops, eReaders, and tablets.

You can pay for Springer eBooks with Visa, Mastercard, American Express or Paypal.

After the purchase you can directly download the eBook file or read it online in our Springer eBook Reader. Furthermore your eBook will be stored in your MySpringer account. So you can always re-download your eBooks.

 
$159.00

(net) price for USA

ISBN 978-0-306-47658-7

digitally watermarked, no DRM

Included Format: PDF

download immediately after purchase


learn more about Springer eBooks

add to marked items

Hardcover
Information

Hardcover version

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.

 
$199.00

(net) price for USA

ISBN 978-0-7923-8188-4

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days


add to marked items

Softcover
Information

Softcover (also known as softback) version.

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.

 
$199.00

(net) price for USA

ISBN 978-1-4757-7126-8

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days


add to marked items

The Verilog hardware description language (HDL) provides the ability to describe digital and analog systems. This ability spans the range from descriptions that express conceptual and architectural design to detailed descriptions of implementations in gates and transistors. Verilog was developed originally at Gateway Design Automation Corporation during the mid-eighties. Tools to verify designs expressed in Verilog were implemented at the same time and marketed. Now Verilog is an open standard of IEEE with the number 1364. Verilog HDL is now used universally for digital designs in ASIC, FPGA, microprocessor, DSP and many other kinds of design-centers and is supported by most of the EDA companies. The research and education that is conducted in many universities is also using Verilog. This book introduces the Verilog hardware description language and describes it in a comprehensive manner. Verilog HDL was originally developed and specified with the intent of use with a simulator. Semantics of the language had not been fully described until now. In this book, each feature of the language is described using semantic introduction, syntax and examples. Chapter 4 leads to the full semantics of the language by providing definitions of terms, and explaining data structures and algorithms. The book is written with the approach that Verilog is not only a simulation or synthesis language, or a formal method of describing design, but a complete language addressing all of these aspects. This book covers many aspects of Verilog HDL that are essential parts of any design process.

Content Level » Research

Keywords » Hardware - Hardwarebeschreibungssprache - RTL - Standard - Verilog - algorithms - analog - data types - formal method - modeling - programming - programming language - semantics - simulation - transistor

Related subjects » Circuits & Systems - Electronics & Electrical Engineering - Hardware - Information Systems and Applications

Table of contents 

1. Introduction to Verilog HDL. 2. Data Types in Verilog. 3. Abstraction Levels in Verilog: Behavioral, RTL, and Structural. 4. Semantic Model for Verilog HDL. 5. Behavioral Modeling. 6. RTL and Structural Modeling. 7. Mixed Structural, RTL, and Behavioral Design. 8. System Tasks and Functions. 9. Compiler Directives. 10. Interactive Simulation and Debugging. 11. System Examples. 12. Synthesis with Verilog. 13. Verilog Subset for Logic Synthesis. 14. Special Considerations in Synthesizing Verilog. 15. Specify Blocks - Timing Descriptions. 16. Programming Language Interface. 17. Strength Modeling with Transistors. 18. Standard Delay Format. 19. Verilog-A and Verilog-MS. 20. Simulation Speedup Techniques. A: Formal Syntax Definition for Verilog HDL. B: Verilog Subset for Logic Synthesis. C: Programming Language Interface (PLI), Header File - VRIUSER.H. D: Programming Language Interface (PLI) Header File - ACC_USER.H. E: Programming Language Interface (PLI), Header File - VPI_USER.H File. F: Formal Syntax Definition of SDF. G: List of Examples. H: References. Index.

Popular Content within this publication 

 

Articles

Read this Book on Springerlink

Services for this book

New Book Alert

Get alerted on new Springer publications in the subject area of Circuits and Systems.