Skip to main content
SpringerLink
Log in
Book cover

Principles of VLSI RTL Design

A Practical Guide

  • Book
  • © 2011

Overview

Authors:
  1. Sanjay Churiwala

    1. Atrenta, Noida, India

    View author publications

    You can also search for this author in PubMed   Google Scholar

  2. Sapan Garg

    1. Atrenta, Noida, India

    View author publications

    You can also search for this author in PubMed   Google Scholar

  • Provides a highly accessible, single-source reference to all key topics essential to an RTL designer;
  • Describes in detail specific actions/cautions that designer needs to consider in design to avoid problems in downstream implementation;
  • Covers content based on practical experience with numerous real designs from large semiconductor design companies.
  • Includes supplementary material: sn.pub/extras

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 79.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 99.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 139.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (8 chapters)

  1. Front Matter

    Pages i-xv
    Download chapter PDF

  2. Introduction to VLSI RTL Designs

    • Sanjay Churiwala, Sapan Garg
    Pages 1-20

  3. Ensuring RTL Intent

    • Sanjay Churiwala, Sapan Garg
    Pages 21-41

  4. Timing Analysis

    • Sanjay Churiwala, Sapan Garg
    Pages 43-71

  5. Clock Domain Crossing (CDC)

    • Sanjay Churiwala, Sapan Garg
    Pages 73-89

  6. Power

    • Sanjay Churiwala, Sapan Garg
    Pages 91-124

  7. Design for Test (DFT)

    • Sanjay Churiwala, Sapan Garg
    Pages 125-145

  8. Timing Exceptions

    • Sanjay Churiwala, Sapan Garg
    Pages 147-166

  9. Congestion

    • Sanjay Churiwala, Sapan Garg
    Pages 167-174

  10. Back Matter

    Pages 175-182
    Download chapter PDF
Back to top

Keywords

About this book

Since register transfer level (RTL) design is less about being a bright engineer, and more about knowing the downstream implications of your work, this book explains the impact of design decisions taken that may give rise later in the product lifecycle to issues related to testability, data synchronization across clock domains, synthesizability, power consumption, routability, etc., all which are a function of the way the RTL was originally written.   Readers will benefit from a highly practical approach to the fundamentals of these topics, and will be given clear guidance regarding necessary safeguards to observe during RTL design.

Authors and Affiliations

  • Atrenta, Noida, India

    Sanjay Churiwala, Sapan Garg

Bibliographic Information

  • Book Title: Principles of VLSI RTL Design

  • Book Subtitle: A Practical Guide

  • Authors: Sanjay Churiwala, Sapan Garg

  • DOI: https://doi.org/10.1007/978-1-4419-9296-3

  • Publisher: Springer New York, NY

  • eBook Packages: Engineering, Engineering (R0)

  • Copyright Information: Springer Science+Business Media, LLC 2011

  • Hardcover ISBN: 978-1-4419-9295-6

  • Softcover ISBN: 978-1-4899-9545-2

  • eBook ISBN: 978-1-4419-9296-3

  • Edition Number: 1

  • Number of Pages: XV, 182

  • Topics: Circuits and Systems, Computer-Aided Engineering (CAD, CAE) and Design

Publish with us

Policies and ethics

Back to top

Search

Navigation