Overview
- Presents a strong background and various perspectives of architecture description language (ADL)-based processor design and the retargetable compilation problem
- Provides the history of ADL based processor design, making the reader knowledgeable about the past research as well as the difficulties faced over time
- Offers an ADL based modelling formalism and corresponding implementation methods, which can be used for automatic compiler retargeting to quickly obtain compiler support for newly developed ASIPs
- Presents retargetable optimization techniques for common ASIP features, which can be quickly adapted to varying target processor configurations help to meet the stringent performance requirements of embedded applications
- Includes supplementary material: sn.pub/extras
Access this book
Tax calculation will be finalised at checkout
Other ways to access
Table of contents (11 chapters)
Keywords
About this book
C Compilers for ASIPs: Automatic Compiler Generation with LISA
by:
Manuel Hohenauer
Rainer Leupers
The ever increasing complexity and performance requirements of modern electronic devices are changing the way embedded systems are designed and implemented today. The current trend is towards programmable System-on-Chip platforms which employ an increasing number of Application Specific Instruction-set Processors (ASIPs) as building blocks. ASIP design platforms comprise retargetable software development tools that can be adapted quickly to varying target processor configurations. Such tools are usually driven by a processor model given in an Architecture Description Language (ADL), such as LISA. One of the major challenges in this context is retargetable compilation for high-level programming languages like C. First of all, an ADL must capture the architectural information needed for the tool generation in an unambiguous and consistent way. This is particularly difficult for compiler and instruction-set simulator. Moreover, there exists a trade-off between the compiler's flexibility and the quality of compiled code.
This book presents a novel approach for ADL-based instruction-set description in order to enable the automatic retargeting of the complete software toolkit from a single ADL processor model. Additionally, this book includes retargetable optimization techniques for architectures with SIMD and Predicated Execution support. Both allows a high speedup in compiler generation and combines high flexibility with acceptable code quality at the same time. Coverage includes a comprehensive overview of retargetable compilers and ADL based processor design, a methodology and related toolkit to generate a C-compiler fully automatically from an ADL processor model, and retargetable code optimization techniques.
- Presents a strong background and various perspectives of architecture description language (ADL)-based processor design and the retargetable compilation problem;
- Provides the history of ADL based processor design, making the reader knowledgeable about the past research as well as the difficulties faced over time;
- Offers an ADL based modelling formalism and corresponding implementation methods, which can be used for automatic compiler retargeting to quickly obtain compiler support for newly developed ASIPs;
- Presents retargetable optimization techniques for common ASIP features, which can be quickly adapted to varying target processor configurations and help to meet the stringent performance requirements of embedded applications.
Authors and Affiliations
Bibliographic Information
Book Title: C Compilers for ASIPs
Book Subtitle: Automatic Compiler Generation with LISA
Authors: Manuel Hohenauer, Rainer Leupers
DOI: https://doi.org/10.1007/978-1-4419-1176-6
Publisher: Springer New York, NY
eBook Packages: Computer Science, Computer Science (R0)
Copyright Information: Springer-Verlag New York 2010
Hardcover ISBN: 978-1-4419-1175-9
Softcover ISBN: 978-1-4899-8405-0
eBook ISBN: 978-1-4419-1176-6
Edition Number: 1
Number of Pages: XV, 223
Topics: Circuits and Systems, Computer-Aided Engineering (CAD, CAE) and Design