Logo - springer
Slogan - springer

Computer Science - Theoretical Computer Science | Transactions on High-Performance Embedded Architectures and Compilers I

Transactions on High-Performance Embedded Architectures and Compilers I

Editor-in-chief: Stenstr├Âm, Per
O'Boyle, M., Bodin, F., Cintra, M., McKee, S.A. (Eds.)

2007, XV, 361 p. Also available online.

Available Formats:

Springer eBooks may be purchased by end-customers only and are sold without copy protection (DRM free). Instead, all eBooks include personalized watermarks. This means you can read the Springer eBooks across numerous devices such as Laptops, eReaders, and tablets.

You can pay for Springer eBooks with Visa, Mastercard, American Express or Paypal.

After the purchase you can directly download the eBook file or read it online in our Springer eBook Reader. Furthermore your eBook will be stored in your MySpringer account. So you can always re-download your eBooks.


ISBN 978-3-540-71528-3

digitally watermarked, no DRM

The eBook version of this title will be available soon

learn more about Springer eBooks

add to marked items


Softcover (also known as softback) version.

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.


(net) price for USA

ISBN 978-3-540-71527-6

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days

add to marked items

Transactions on HiPEAC is a new journal which aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. It publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. Its scope covers all aspects of computer architecture, code generation and compiler optimization methods.

This issue contains 21 papers, headed by an article by Sir Maurice Wilkes, who provides a perspective on the exciting evolution of computers to the present day as well as an outlook on the forces that will be important for developments over the next decade. The second regular paper describes a roadmap put together by the HiPEAC community to mark out the 10 most important research challenges to be faced in the next decade.

This volume also includes the best papers of the 2005 International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC 2005), papers devoted to the topic of optimizing compilers, as well as the best papers on embedded architectures and compilers from the 2006 ACM International Conference on C

Content Level » Research

Keywords » Compiler - Computer - Hardware - Monitor - algorithms - calculus - compiler techniques - computer architecture - embedded systems - high-performance architecture - memory system optimization - network computing - on-chip multiprocessors - parallel architectures - processor

Related subjects » Communication Networks - Hardware - Theoretical Computer Science

Table of contents 

High Performance Processor Chips.- High Performance Processor Chips.- High-Performance Embedded Architecture and Compilation Roadmap.- 1: First International Conference on High-Performance Embedded Architectures and Compilers, HiPEAC 2005. Best Papers.- to Part 1.- Quick and Practical Run-Time Evaluation of Multiple Program Optimizations.- Specializing Cache Structures for High Performance and Energy Conservation in Embedded Systems.- GCH: Hints for Triggering Garbage Collections.- Memory-Centric Security Architecture.- Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems.- 2: Optimizing Compilers.- to Part 2.- Convergent Compilation Applied to Loop Unrolling.- Finding and Applying Loop Transformations for Generating Optimized FPGA Implementations.- Dynamic and On-Line Design Space Exploration for Reconfigurable Architectures.- Automatic Discovery of Coarse-Grained Parallelism in Media Applications.- An Approach for Enhancing Inter-processor Data Locality on Chip Multiprocessors.- 3: ACM International Conference on Computing Frontiers 2006. Best Papers.- to Part 3.- Hardware/Software Architecture for Real-Time ECG Monitoring and Analysis Leveraging MPSoC Technology.- Using Application Bisection Bandwidth to Guide Tile Size Selection for the Synchroscalar Tile-Based Architecture.- Static Cache Partitioning Robustness Analysis for Embedded On-Chip Multi-processors.- Selective Code Compression Scheme for Embedded Systems.- A Prefetching Algorithm for Multi-speed Disks.- Reconfiguration Strategies for Environmentally Powered Devices: Theoretical Analysis and Experimental Validation.

Popular Content within this publication 



Read this Book on Springerlink

Services for this book

New Book Alert

Get alerted on new Springer publications in the subject area of Theory of Computation.