Logo - springer
Slogan - springer

Computer Science - Theoretical Computer Science | Layout Optimization in VLSI Design

Layout Optimization in VLSI Design

Bing Lu, Ding-Zhu Du, Sapatnekar, S. (Eds.)

2001, VIII, 288 p.

Available Formats:
eBook
Information

Springer eBooks may be purchased by end-customers only and are sold without copy protection (DRM free). Instead, all eBooks include personalized watermarks. This means you can read the Springer eBooks across numerous devices such as Laptops, eReaders, and tablets.

You can pay for Springer eBooks with Visa, Mastercard, American Express or Paypal.

After the purchase you can directly download the eBook file or read it online in our Springer eBook Reader. Furthermore your eBook will be stored in your MySpringer account. So you can always re-download your eBooks.

 
$179.00

(net) price for USA

ISBN 978-1-4757-3415-7

digitally watermarked, no DRM

Included Format: PDF

download immediately after purchase


learn more about Springer eBooks

add to marked items

Hardcover
Information

Hardcover version

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.

 
$229.00

(net) price for USA

ISBN 978-1-4020-0089-8

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days


add to marked items

Softcover
Information

Softcover (also known as softback) version.

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.

 
$229.00

(net) price for USA

ISBN 978-1-4419-5206-6

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days


add to marked items

  • About this book

Introduction The exponential scaling of feature sizes in semiconductor technologies has side-effects on layout optimization, related to effects such as inter­ connect delay, noise and crosstalk, signal integrity, parasitics effects, and power dissipation, that invalidate the assumptions that form the basis of previous design methodologies and tools. This book is intended to sample the most important, contemporary, and advanced layout opti­ mization problems emerging with the advent of very deep submicron technologies in semiconductor processing. We hope that it will stimulate more people to perform research that leads to advances in the design and development of more efficient, effective, and elegant algorithms and design tools. Organization of the Book The book is organized as follows. A multi-stage simulated annealing algorithm that integrates floorplanning and interconnect planning is pre­ sented in Chapter 1. To reduce the run time, different interconnect plan­ ning approaches are applied in different ranges of temperatures. Chapter 2 introduces a new design methodology - the interconnect-centric design methodology and its centerpiece, interconnect planning, which consists of physical hierarchy generation, floorplanning with interconnect planning, and interconnect architecture planning. Chapter 3 investigates a net-cut minimization based placement tool, Dragon, which integrates the state of the art partitioning and placement techniques.

Content Level » Research

Keywords » Standard - VLSI - integrated circuit - layout - metal-oxide-semiconductor transistor - modeling - optimization - static-induction transistor - verification

Related subjects » Applications - Circuits & Systems - Electronics & Electrical Engineering - Information Systems and Applications - Theoretical Computer Science

Table of contents 

Preface. 1. Integrated Floorplanning and Interconnect Planning; H.-M. Chen, et al. 2. Interconnect Planning; J. Cong. 3. Modern Standard-cell Placement Techniques; X. Yang, et al. 4. Non-Hanan Optimization for Global VLSI Interconnect; J. Hu, S.S. Sapatnekar. 5. Techniques for Timing-Driven Routing; J. Lillis. 6. Interconnect Modeling and Design with Consideration of Inductance; L. He. 7. Modeling and Characterization of IC Interconnects and Packagings for the Signal Integrity Verification on High-Performance VLSI Circuits; Y. Eo. 8. Tradeoffs in Digital Binary Adder Design: the Effects of Floorplanning, Number of Levels of Metals, and Supply Voltage on Performance and Area; V. Kantabutra, et al.

Popular Content within this publication 

 

Articles

Read this Book on Springerlink

Services for this book

New Book Alert

Get alerted on new Springer publications in the subject area of Simulation and Modeling.