Logo - springer
Slogan - springer

Computer Science - Software Engineering | High Performance Embedded Architectures and Compilers - 5th International Conference, HiPEAC 2010,

High Performance Embedded Architectures and Compilers

5th International Conference, HiPEAC 2010, Pisa, Italy, January 25-27, 2010, Proceedings

Patt, Y.N., Foglia, P., Duesterwald, E., Faraboschi, P., Martorell, X. (Eds.)

2010, XIII, 370 p.

Available Formats:

Springer eBooks may be purchased by end-customers only and are sold without copy protection (DRM free). Instead, all eBooks include personalized watermarks. This means you can read the Springer eBooks across numerous devices such as Laptops, eReaders, and tablets.

You can pay for Springer eBooks with Visa, Mastercard, American Express or Paypal.

After the purchase you can directly download the eBook file or read it online in our Springer eBook Reader. Furthermore your eBook will be stored in your MySpringer account. So you can always re-download your eBooks.


(net) price for USA

ISBN 978-3-642-11515-8

digitally watermarked, no DRM

Included Format: PDF

download immediately after purchase

learn more about Springer eBooks

add to marked items


Softcover (also known as softback) version.

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.


(net) price for USA

ISBN 978-3-642-11514-1

free shipping for individuals worldwide

online orders shipping within 2-3 days.

add to marked items

This book constitutes the refereed proceedings of the 5th International  Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2010, held in Pisa, Italy, in January 2010.

The 23 revised full papers presented together with the abstracts of 2 invited keynote addresses were carefully reviewed and selected from 94 submissions. The papers are organized in topical sections on architectural support for concurrency; compilation and runtime systems; reconfigurable and customized architectures; multicore efficiency, reliability, and power; memory organization and optimization; and programming and analysis of accelerators.

Content Level » Research

Keywords » CMP - Computer - Online - Scheduling - code compression - communication systems - compilation - compiler optimizations - compiler techniques - complexity - data affinity - domain-specific language - embedded systems - high performance software - load balancing

Related subjects » Communication Networks - Hardware - Software Engineering

Table of contents 

Invited Program.- Embedded Systems as Datacenters.- Larrabee: A Many-Core Intel Architecture for Visual Computing.- Architectural Support for Concurrency.- Remote Store Programming.- Low-Overhead, High-Speed Multi-core Barrier Synchronization.- Improving Performance by Reducing Aborts in Hardware Transactional Memory.- Energy and Throughput Efficient Transactional Memory for Embedded Multicore Systems.- Compilation and Runtime Systems.- Split Register Allocation: Linear Complexity Without the Performance Penalty.- Trace-Based Data Layout Optimizations for Multi-core Processors.- Buffer Sizing for Self-timed Stream Programs on Heterogeneous Distributed Memory Multiprocessors.- Automatically Tuning Sparse Matrix-Vector Multiplication for GPU Architectures.- Reconfigurable and Customized Architectures.- Virtual Ways: Efficient Coherence for Architecturally Visible Storage in Automatic Instruction Set Extensions.- Accelerating XML Query Matching through Custom Stack Generation on FPGAs.- An Application-Aware Load Balancing Strategy for Network Processors.- Memory-Aware Application Mapping on Coarse-Grained Reconfigurable Arrays.- Multicore Efficiency, Reliability, and Power.- Maestro: Orchestrating Lifetime Reliability in Chip Multiprocessors.- Combining Locality Analysis with Online Proactive Job Co-scheduling in Chip Multiprocessors.- RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor.- Performance and Power Aware CMP Thread Allocation Modeling.- Memory Organization and Optimization.- Multi-level Hardware Prefetching Using Low Complexity Delta Correlating Prediction Tables with Partial Matching.- Scalable Shared-Cache Management by Containing Thrashing Workloads.- SRP: Symbiotic Resource Partitioning of the Memory Hierarchy in CMPs.- DIEF: An Accurate Interference Feedback Mechanism for Chip Multiprocessor Memory Systems.- Programming and Analysis of Accelerators.- Tagged Procedure Calls (TPC): Efficient Runtime Support for Task-Based Parallelism on the Cell Processor.- Analysis of Task Offloading for Accelerators.- Offload – Automating Code Migration to Heterogeneous Multicore Systems.- Computer Generation of Efficient Software Viterbi Decoders.

Popular Content within this publication 



Read this Book on Springerlink

Services for this book

New Book Alert

Get alerted on new Springer publications in the subject area of Programming Techniques.