Logo - springer
Slogan - springer

Computer Science - Communication Networks | Architecture of Computing Systems -- ARCS 2013 - 26th International Conference, Prague, Czech

Architecture of Computing Systems -- ARCS 2013

26th International Conference, Prague, Czech Republic, February 19-22, 2013 Proceedings

Kubatova, H., Hochberger, C., Daněk, M., Sick, B. (Eds.)

2013, XIV, 354 p. 146 illus.

Available Formats:
eBook
Information

Springer eBooks may be purchased by end-customers only and are sold without copy protection (DRM free). Instead, all eBooks include personalized watermarks. This means you can read the Springer eBooks across numerous devices such as Laptops, eReaders, and tablets.

You can pay for Springer eBooks with Visa, Mastercard, American Express or Paypal.

After the purchase you can directly download the eBook file or read it online in our Springer eBook Reader. Furthermore your eBook will be stored in your MySpringer account. So you can always re-download your eBooks.

 
$59.99

(net) price for USA

ISBN 978-3-642-36424-2

digitally watermarked, no DRM

Included Format: PDF

download immediately after purchase


learn more about Springer eBooks

add to marked items

Softcover
Information

Softcover (also known as softback) version.

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.

 
$83.00

(net) price for USA

ISBN 978-3-642-36423-5

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days


add to marked items

  • Fast-track conference proceedings
  • State-of-the-art research
  • Up-to-date results
This book constitutes the refereed proceedings of the 26th International Conference on Architecture of Computing Systems, ARCS 2013, held in Prague, Czech Republic, in February 2013.
The 29 papers presented were carefully reviewed and selected from 73 submissions. The topics covered are
computer architecture topics such as multi-cores, memory systems, and parallel computing, adaptive system architectures such as reconfigurable systems in hardware and software, customization and application specific accelerators in heterogeneous architectures, organic and autonomic computing including both theoretical and practical results on self-organization, self-configuration, self-optimization, self-healing, and self-protection techniques, operating systems including but not limited to scheduling, memory management, power management, RTOS, energy-awareness, and green computing.

Content Level » Research

Keywords » embedded multi-core systems - energy-efficient design - network-on-chip - self-virtualized devices - virtual memory management

Related subjects » Communication Networks - Database Management & Information Retrieval - Software Engineering

Table of contents 

An Unstructured Termination Detection Algorithm Using Gossip in Cloud Computing Environments.- Power Monitoring for Mixed-Criticality on a Many-Core Platform.- On Confident Task-Accurate Performance Estimation.- Exploiting Thermal Coupling Information in MPSoC Dynamic Thermal Management.- A Multi-core Memory Organization for 3-D DRAM as Main Memory.- Synthetic Aperture Radar Data Processing on an FPGA Multi-core System.- Virtual Register Renaming.- Load-Adaptive Monitor-Driven Hardware for Preventing Embedded Real-Time Systems from Overloads Caused by Excessive Interrupt Rates.- Producer-Consumer: The Programming Model for Future Many-Core Processors.- A Highly Dependable Self-adaptive Mixed-Signal Multi-core System-on-Chip.- Inter-warp Instruction Temporal Locality in Deep-Multithreaded GPUs.- GALS-CMP: Chip-Multiprocessor for GALS Embedded Systems.- HW/SW Tradeoffs for Dynamic Message Scheduling in Controller Area Network (CAN).- A Data-Driven Approach for Executing the CG Method on Reconfigurable High-Performance Systems.- Custom Reconfigurable Architecture Based on Virtex 5 Lookup Tables.- Profiling Energy Consumption of I/O Functions in Embedded Applications.- An Application-Aware Cache Replacement Policy for Last-Level Caches.- Deploying Hardware Locks to Improve Performance and Energy Efficiency of Hardware Transactional Memory.- Self-adaptation for Mobile Robot Algorithms Using Organic Computing Principles.- Self-virtualized CAN Controller for Multi-core Processors in Real-Time Applications.- Shrinking L1 Instruction Caches to Improve Energy–Delay in SMT Embedded Processors.- Arithmetic Unit for Computations in GF(p) with the Left-Shifting Multiplicative Inverse Algorithm.- HW-OSQM: Reducing the Impact of Event Signaling by Hardware-Based Operating System Queue Manipulation.- Comparison of GPU and FPGA Implementation of SVM Algorithm for Fast Image Segmentation.- Automatic Floorplanning and Interface Synthesis of Island Style Reconfigurable Systems with GoAhead.- Separable 2D Convolution with Polymorphic Register Files.- Architecture of a Parallel MOSFET Parameter Extraction System.- Predictable Two-Level Bus Arbitration for Heterogeneous Task Sets.

Popular Content within this publication 

 

Articles

Read this Book on Springerlink

Services for this book

New Book Alert

Get alerted on new Springer publications in the subject area of Computer Communication Networks.