Logo - springer
Slogan - springer

Computer Science - Communication Networks | Computer Engineering and Technology - 16th National Conference, NCCET 2012, Shanghai, China, August

Computer Engineering and Technology

16th National Conference, NCCET 2012, Shanghai, China, August 17-19, 2012, Revised Selected Papers

Xu, W., Xiao, L., Lu, P., Li, J., Zhang, C. (Eds.)

2013, XIV, 263 p. 164 illus.

Available Formats:
eBook
Information

Springer eBooks may be purchased by end-customers only and are sold without copy protection (DRM free). Instead, all eBooks include personalized watermarks. This means you can read the Springer eBooks across numerous devices such as Laptops, eReaders, and tablets.

You can pay for Springer eBooks with Visa, Mastercard, American Express or Paypal.

After the purchase you can directly download the eBook file or read it online in our Springer eBook Reader. Furthermore your eBook will be stored in your MySpringer account. So you can always re-download your eBooks.

 
$59.95

(net) price for USA

ISBN 978-3-642-35898-2

digitally watermarked, no DRM

Included Format: PDF

download immediately after purchase


learn more about Springer eBooks

add to marked items

Softcover
Information

Softcover (also known as softback) version.

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.

 
$84.00

(net) price for USA

ISBN 978-3-642-35897-5

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days


add to marked items

  • Up-to-date results
  • Fast-track conference proceedings
  • State-of-the-art research
This book constitutes the refereed proceedings of the 16th National Conference on Computer Engineering and Technology, NCCET 2012, held in Shanghai, China, in August 2012.
The 27 papers presented were carefully reviewed and selected from 108 submissions. They are organized in topical sections named: microprocessor and implementation; design of integration circuit; I/O interconnect; and measurement, verification, and others.

Content Level » Research

Keywords » circuit design - hardware implementation - network on chip - performance modeling and analysis - processor architecture

Related subjects » Communication Networks - Hardware

Table of contents 

Session 1: Microprocessor and Implementation.- A Method of Balancing the Global Multi-mode Clock Network in Ultra-large Scale CPU.- Hardware Architecture for the Parallel Generation of Long-Period Random Numbers Using MT Method.- MGTE: A Multi-level Hybrid Verification Platform for a 16-Core Processer.- An Efficient Parallel SURF Algorithm for Multi-core Processor.- A Study of Cache Design in Stream Processor.- Design and Implementation of Dynamically Reconfigurable Token Coherence Protocol for Many-Core Processor.- Dynamic and Online Task Scheduling Algorithm Based on Virtual Compute Group in Many-Core Architecture.- ADL and High Performance Processor Design.- Session 2: Design of Integration Circuit.- The Design of the ROHC Header Compression Accelerator.- A Hardware Implementation of Nussinov RNA Folding Algorithm.- A Configurable Architecture for 1-D Discrete Wavelet Transform.- A Comparison of Folded Architectures for the Discrete Wavelet Transform.- A High Performance DSP System with Fault Tolerant for Space Missions.- The Design and Realization of Campus Information Release Platform Based on Android Framework.- A Word-Length Optimized Hardware Gaussian Random Number Generator Based on the Box-Muller Method.- Session 3: I/O Interconnect.- DAMQ Sharing Scheme for Two Physical Channels in High Performance Router.- Design and Implementation of Dynamic Reliable Virtual Channel for Network-on-Chip.- HCCM: A Hierarchical Cross-Connected Mesh for Network on Chip.- Efficient Broadcast Scheme Based on Sub-network Partition for Many-Core CMPs on Gem5 Simulator.- A Quick Method for Mapping Cores Onto 2D-Mesh Based Networks on Chip.- Session 4: Measurement, Verification, and Others.- A Combined Hardware/Software Measurement for ARM Program Execution Time.- A Low-Complexity Parallel Two-Sided Jacobi Complex SVD Algorithm and Architecture for MIMO Beamforming Systems.- A Thermal-Aware Task Mapping Algorithm for Coarse Grain Reconfigurable Computing System.- DC Offset Mismatch Calibration for Time-Interleaved ADCs in High-Speed OFDM Receivers.- An Novel Graph Model for Loop Mapping on Coarse-Grained Reconfigurable Architectures.- Memristor Working Condition Analysis Based on SPICE Model.- On Stepsize of Fast Subspace Tracking Methods.

Popular Content within this publication 

 

Articles

Read this Book on Springerlink

Services for this book

New Book Alert

Get alerted on new Springer publications in the subject area of Processor Architectures.