Logo - springer
Slogan - springer

Computer Science - Communication Networks | High-Performance Computing on the Intel® Xeon Phi™ - How to Fully Exploit MIC Architectures

High-Performance Computing on the Intel® Xeon Phi™

How to Fully Exploit MIC Architectures

Wang, E., Zhang, Q., Shen, B., Zhang, G., Lu, X., Wu, Q., Wang, Y.

2014, XXIII, 338 p. 153 illus.

Available Formats:

Springer eBooks may be purchased by end-customers only and are sold without copy protection (DRM free). Instead, all eBooks include personalized watermarks. This means you can read the Springer eBooks across numerous devices such as Laptops, eReaders, and tablets.

You can pay for Springer eBooks with Visa, Mastercard, American Express or Paypal.

After the purchase you can directly download the eBook file or read it online in our Springer eBook Reader. Furthermore your eBook will be stored in your MySpringer account. So you can always re-download your eBooks.


(net) price for USA

ISBN 978-3-319-06486-4

digitally watermarked, no DRM

Included Format: PDF and EPUB

download immediately after purchase

learn more about Springer eBooks

add to marked items


Hardcover version

You can pay for Springer Books with Visa, Mastercard, American Express or Paypal.

Standard shipping is free of charge for individual customers.


(net) price for USA

ISBN 978-3-319-06485-7

free shipping for individuals worldwide

usually dispatched within 3 to 5 business days

add to marked items

  • Explains HPC from general optimization and parallel programming concepts to the details of MIC programming
  • Illustrates all concepts with both a standard example and extracts of real-world applications
  • Written by a team closely involved in the development of the Intel® Xeon Phi™ coprocessor, the backbone of the fastest supercomputer in the world (Tianhe-2)

The aim of this book is to explain to high-performance computing (HPC) developers how to utilize the Intel® Xeon Phi™ series products efficiently. To that end, it introduces some computing grammar, programming technology and optimization methods for using many-integrated-core (MIC) platforms, and also offers tips and tricks for actual use, based on the authors’ first-hand optimization experience.

The material is organized in three sections. The first section, “Basics of MIC”, introduces the fundamentals of MIC architecture and programming, including the specific Intel MIC programming environment. Next, the section on “Performance Optimization” explains general MIC optimization techniques, which are then illustrated step-by-step using the classical parallel programming example of matrix multiplication. Finally, “Project development” presents a set of practical and experience-driven methods for using parallel computing in application projects, including how to determine if a serial or parallel CPU program is suitable for MIC and how to transplant a program onto MIC.

This book appeals to two main audiences: First, software developers for HPC applications – it will enable them to fully exploit the MIC architecture and thus achieve the extreme performance usually  required in biological genetics, medical imaging, aerospace, meteorology, and other areas of HPC. Second, students and researchers engaged in parallel and high-performance computing – it will guide them on how to push the limits of system performance for HPC applications.

Content Level » Professional/practitioner

Keywords » Intel Xeon Phi - MIC processor architecture - computational engineering - computational science - high-performance computing - parallel computing - parallel programming - physical engineering - physical sciences

Related subjects » Circuits & Systems - Communication Networks - Computational Science & Engineering - Software Engineering

Table of contents / Preface / Sample pages 

Popular Content within this publication 



Read this Book on Springerlink

Services for this book

New Book Alert

Get alerted on new Springer publications in the subject area of Processor Architectures.