Skip to main content
  • Book
  • © 2005

Guide to RISC Processors

for Programmers and Engineers

  • Provides a uniquely comprehensive introduction and guide to RISC-related concepts, principles, design philosophy, and actual programming, as well as all the popular modern RISC processors and their assembly language

  • Integrates core concepts to processor designs and their implementations

  • Includes MIPS simulator (SPIM) download instructions, so readers can get hands-on assembly language programming experience

  • Presents material in a manner suitable for self-study

  • Provides many examples and chapter introductions and summaries

Buy it now

Buying options

eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 54.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (17 chapters)

  1. Front Matter

    Pages i-xv
  2. Overview

    1. Introduction

      Pages 3-11
    2. RISC Principles

      Pages 39-44
  3. Architectures

    1. MIPS Architecture

      Pages 47-54
    2. SPARC Architecture

      Pages 55-77
    3. PowerPC Architecture

      Pages 79-96
    4. Itanium Architecture

      Pages 97-120
    5. ARM Architecture

      Pages 121-145
  4. MIPS Assembly Language

    1. Procedures and the Stack

      Pages 183-210
    2. Addressing Modes

      Pages 211-224
    3. Arithmetic Instructions

      Pages 225-242
    4. Conditional Execution

      Pages 243-267
    5. Recursion

      Pages 291-304
  5. Back Matter

    Pages 323-387

About this book

Recently, there has been a trend toward processors based on the RISC (Reduced Instruction Set Computer) design. This is an accessible and all-encompassing compendium on RISC processors, introducing five of them: MIPS, SPARC, PowerPC, ARM, and Intel's 64-bit Itanium. Initial chapters explain differences between the CISC and RISC designs, and the core RISC design principles are clearly discussed. Later chapters provide instruction on MIPS assembly language programming, so that readers can readily learn the concepts and principles introduced earlier. Professionals, programmers, and students in computer architecture and programming courses will find the guide an essential resource.

Authors and Affiliations

  • School of Computer Science, Carleton University, Ottawa, Canada

    Sivarama P. Dandamudi

Bibliographic Information

Buy it now

Buying options

eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 54.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access