

Contents

1	Introduction to Multicore Systems On-Chip	1
1.1	The Multicore Revolution	1
1.1.1	The Impact of Moore’s Law	2
1.1.2	On-Chip Interconnection Schemes	2
1.1.3	Parallelism and Performance	4
1.1.4	Parallel Hardware Architectures	6
1.1.5	The Need for Multicore Computing	8
1.1.6	Multicore SoCs Potential Applications	8
1.2	Multicore SoC Basics	10
1.2.1	Programmability Support	10
1.2.2	Software Organization	11
1.2.3	Programming Multicore Systems	12
1.2.4	Multicore Implementations	13
1.3	Multicore SoCs Design Challenges	15
1.3.1	Cache Coherence	15
1.3.2	Power and Temperature	16
1.3.3	Multi-threading and Memory Management	16
1.3.4	On-Chip Interconnection Networks	17
1.3.5	Reliability Issues	17
1.4	Chapter Summary	17
	References	18
2	Multicore SoCs Design Methods	19
2.1	Introduction	19
2.2	Design Space Exploration	20
2.3	Parallel Software Development Phase	22
2.3.1	Compiler-Based Schemes	22
2.3.2	Language Extensions Schemes	23
2.3.3	Language Extensions with APIs	24
2.3.4	Model-Based Schemes	24

2.4	Generic Architecture Template (GAT) for Real Multicore SoC	
	Design	25
2.4.1	Target Multicore SoC Platform	25
2.4.2	Design Method	26
2.4.3	QueueCore Architecture	28
2.4.4	Performance Analysis	33
2.5	Chapter Summary	35
	References.	35
3	Multicore SoC Organization	39
3.1	Introduction	39
3.1.1	Heterogeneous MCSoC	41
3.1.2	Homogeneous MCSoC	43
3.1.3	Multicore SoC Applications	44
3.1.4	Applications Mapping	45
3.2	MCSoC Building Blocks	46
3.2.1	Processor Core	48
3.2.2	Memory	48
3.2.3	Cache	50
3.2.4	Communication Protocols	50
3.2.5	Intellectual Property (IP) Cores	52
3.2.6	IP Cores with Multiple Clock Domains	53
3.2.7	Selection of IP Cores	54
3.3	MCSoC Memory Hierarchy	56
3.3.1	Types on On-Chip Memory	56
3.3.2	Scratchpad Memory	58
3.3.3	Off-Chip Memory	58
3.3.4	Memory Power Reduction in SoC Designs	59
3.4	Memory Consistency in Multicore Systems	61
3.4.1	Cache Coherence Problem	61
3.4.2	Cache Coherence Protocols	63
3.5	Chapter Summary	65
	References.	65
4	Multicore SoC On-Chip Interconnection Networks	67
4.1	Introduction	67
4.2	Network-on-Chip Architecture	69
4.2.1	Topology.	69
4.2.2	Switching	71
4.2.3	Flow Control.	74
4.2.4	Routing Algorithms.	76
4.3	Hardware Design of On-Chip Network.	82
4.3.1	Topology Design.	82
4.3.2	Pipeline Design.	84
4.3.3	Crossbar Design	88

4.3.4	Limitations of Regular Mesh Topology	89
4.3.5	SPL Insertion Algorithm	90
4.3.6	Network Interface Design	94
4.4	Chapter Summary	105
	References.	105
5	Advanced Multicore SoC Interconnects.	107
5.1	Introduction	107
5.2	Three-Dimensional On-Chip Interconnect.	109
5.2.1	3D-NoC Versus 2D-NoC	109
5.2.2	Routing Algorithms.	111
5.2.3	Topology Design.	113
5.2.4	Switching Policy.	115
5.2.5	3D-NoC Router Architecture Design.	116
5.2.6	Network Interface Architecture	127
5.2.7	3D-NoC Design Evaluation.	130
5.2.8	Conclusion	143
5.3	Photonic On-Chip Interconnect for High-Bandwidth Multicore SoCs.	143
5.3.1	Photonic Communication Building Blocks	144
5.3.2	Design Challenges.	146
5.3.3	Fault Models	148
5.3.4	Fault-Tolerant Photonic Network-on-Chip Architecture.	150
5.3.5	Evaluation	160
5.3.6	Related Literature	166
5.3.7	Chapter Summary	168
	References.	168
6	3D Integration Technology for Multicore Systems On-Chip	175
6.1	3D Integration Technology.	175
6.2	Fault-Tolerant TSV Cluster for 3D Integration	177
6.2.1	Fault-Tolerance for TSV-Clusters	178
6.3	Adaptive Online TSV Sharing Algorithm.	182
6.3.1	Weight Generation	185
6.3.2	TSV-Clusters Return	185
6.3.3	Weight Adjustment	186
6.3.4	Design Optimization	187
6.4	Evaluation Results	189
6.4.1	Defect-Rate Evaluation	190
6.4.2	Performance Evaluation.	191
6.4.3	Latency Evaluation	192
6.4.4	Throughput Evaluation	193
6.4.5	Router Hardware Complexity	194
6.4.6	Comparison.	195
6.5	Chapter Summary	197
	References.	197

7	Parallelizing Compiler for Single and Multicore Computing	201
7.1	Introduction	201
7.1.1	Instruction Level Parallelism	202
7.1.2	Queue Computation Model	204
7.2	Parallel Queue Compiler	204
7.2.1	Queue Processor Overview	204
7.2.2	Compiling for One-Offset QueueCore Instruction Set	205
7.3	Parallelizing Compiler Framework	208
7.3.1	One-Offset P-Code Generation Phase	209
7.3.2	Offset Calculation Phase	212
7.3.3	Instruction Scheduling Phase	213
7.3.4	Natural Instruction Level Parallelism Extraction: Statement Merging Transformation	214
7.3.5	Assembly Generation Phase	216
7.4	Parallelizing Compiler Development Results	217
7.4.1	Queue Compiler Evaluation	218
7.4.2	Comparison of Generated QueueCore Code with Optimized RISC Code	220
7.5	Chapter Summary	221
	References	222
8	Power Optimization Techniques for Multicore SoCs	225
8.1	Introduction	225
8.2	Power-Aware Technological-Level Design Optimizations	227
8.2.1	Factors Affecting CMOS Power Consumption	227
8.2.2	Reducing Voltage and Frequency	228
8.2.3	Reducing Capacitance	229
8.3	Power-Aware Logic-Level Design Optimizations	230
8.3.1	Clock Gating	230
8.3.2	Logic Encoding	231
8.3.3	Data Guarding	232
8.4	Power-Aware System Level Design Optimizations	232
8.4.1	Hardware System Architecture Power Consumption Optimizations	233
8.4.2	Operating System Power Consumption Optimization	236
8.4.3	Application, Compilation Techniques, and Algorithm	238
8.4.4	Energy Reduction in Network Protocols	238
8.5	Chapter Summary	242
	References	242
9	Real Deign of Embedded Multicore SoC for Health Monitoring	245
9.1	Introduction	245
9.1.1	Electrocardiography and Heart Diseases	246

- 9.2 Application Specific Digital Signal Processing 248
 - 9.2.1 Analog and Digital Signals 250
 - 9.2.2 Signal Processing 250
 - 9.2.3 Analog to Digital Conversion 250
- 9.3 Period-Peak ECG Detection Algorithm. 251
 - 9.3.1 Period Detection 253
 - 9.3.2 Peaks Detection. 254
- 9.4 Multicore SoC Hardware Design 257
 - 9.4.1 Signal Reading 257
 - 9.4.2 Filtering 258
 - 9.4.3 Data Processing. 259
 - 9.4.4 Processor Core 260
- 9.5 Real-Time Monitoring Interface Design 261
 - 9.5.1 Data Capturing 261
 - 9.5.2 Data Display and Analysis 262
- 9.6 System Hardware and Software Design Evaluation 265
 - 9.6.1 Hardware Complexity 265
 - 9.6.2 Performance Evaluation. 266
- 9.7 Chapter Summary 266
- References. 267
- Index 269**



<http://www.springer.com/978-981-10-6091-5>

Advanced Multicore Systems-On-Chip
Architecture, On-Chip Network, Design

Ben Abdallah, A.

2017, XXVI, 273 p. 171 illus., 88 illus. in color.,

Hardcover

ISBN: 978-981-10-6091-5