# Contents

## Hardware

Parallel-Operation-Oriented Optically Reconfigurable Gate Array ............ 3  
*Takumi Fujimori and Minoru Watanabe*

SgInt: Safeguarding Interrupts for Hardware-Based I/O Virtualization for Mixed-Criticality Embedded Real-Time Systems  
Using Non Transparent Bridges ........................................ 15  
*Daniel Münch, Michael Paulitsch, Oliver Hanka, and Andreas Herkersdorf*

## Design

Exploiting Outer Loops Vectorization in High Level Synthesis ............... 31  
*Marco Lattuada and Fabrizio Ferrandi*

Processing-in-Memory: Exploring the Design Space .......................... 43  
*Marko Scrbak, Mahzabeen Islam, Krishna M. Kavi, Mike Ignatowski, and Nuwan Jayasena*

Cache- and Communication-aware Application Mapping for Shared-cache Multicore Processors ........................................... 55  
*Thomas Canhao Xu and Ville Leppänen*

## Applications

Parallelizing Convolutional Neural Networks on Intel Many Integrated Core Architecture ......................................................... 71  
*Junjie Liu, Haixia Wang, Dongsheng Wang, Yuan Gao, and Zuofeng Li*

Mobile Ecosystem Driven Dynamic Pipeline Adaptation for Low Power ...... 83  
*Garo Bournoutian and Alex Orailoglu*

FTRFS: A Fault-Tolerant Radiation-Robust Filesystem for Space Use .......... 96  
*Christian M. Fuchs, Martin Langer, and Carsten Trinitis*

CPS-Xen: A Virtual Execution Environment for Cyber-Physical Applications ................................................................. 108  
*Boguslaw Jablkowski and Olaf Spinczyk*
Trust and Privacy

Trustworthy Self-optimization in Organic Computing Environments
Nizar Msadek, Rolf Kiefhaber, and Theo Ungerer

Improving Reliability and Endurance Using End-to-End Trust in Distributed Low-Power Sensor Networks
Jan Kantert, Sergej Wildemann, Georg von Zegen, Sarah Edenhofer, Sven Tomforde, Lars Wolf, Jörg Hähner, and Christian Müller-Schloer

Anonymous-CPABE: Privacy Preserved Content Disclosure for Data Sharing in Cloud
S. Sabitha and M.S. Rajasree

Best Paper Session

A Synthesizable Temperature Sensor on FPGA Using DSP-Slices for Reduced Calibration Overhead and Improved Stability
Christopher Bartels, Chao Zhang, Guillermo Payá-Vayá, and Holger Blume

Virtualized Communication Controllers in Safety-Related Automotive Embedded Systems
Dominik Reinhardt, Maximilian Günther, and Simon Obermeir

Network Interface with Task Spawning Support for NoC-Based DSM Architectures
Aurang Zaib, Jan Heißwolf, Andreas Weichslgartner, Thomas Wild, Jürgen Teich, Jürgen Becker, and Andreas Herkersdorf

Real-Time Issues

Utility-Based Scheduling of \((m,k)\)-Firm Real-Time Task Sets
Florian Kluge, Markus Neuerburg, and Theo Ungerer

MESI-Based Cache Coherence for Hard Real-Time Multicore Systems
Sascha Uhrig, Lillian Tadros, and Arthur Pyka

Allocation of Parallel Real-Time Tasks in Distributed Multi-core Architectures Supported by an FTT-SE Network
Ricardo Garibay-Martínez, Geoffrey Nelissen, Luis Lino Ferreira, and Luís Miguel Pinho

Speeding up Static Probabilistic Timing Analysis
Suzana Milutinovic, Jaume Abella, Damien Hardy, Eduardo Quiñones, Isabelle Puaut, and Francisco J. Cazorla

Author Index
Architecture of Computing Systems - ARCS 2015
28th International Conference, Porto, Portugal, March
24-27, 2015, Proceedings
Pinho, L.M.; Karl, W.; Cohen, A.; Brinkschulte, U. (Eds.)
2015, XVIII, 249 p. 19 illus., Softcover
ISBN: 978-3-319-16085-6