Overview
- Presents a statistical analysis of the critical clock skew in several test paths, due to process variability in 130nm and 90nm CMOS technology
- Studies the consequences of variability in several aspects of circuit design
- Focuses specifically on the effects of storage elements on circuit design
- Includes supplementary material: sn.pub/extras
Access this book
Tax calculation will be finalised at checkout
Other ways to access
Table of contents (12 chapters)
-
Front Matter
-
Back Matter
Keywords
About this book
With the development of Very-Deep Sub-Micron technologies, process variability is becoming increasingly important and is a very important issue in the design of complex circuits. Process variability is the statistical variation of process parameters, meaning that these parameters do not have always the same value, but become a random variable, with a given mean value and standard deviation. This effect can lead to several issues in digital circuit design.
The logical consequence of this parameter variation is that circuit characteristics, as delay and power, also become random variables. Because of the delay variability, not all circuits will now have the same performance, but some will be faster and some slower. However, the slowest circuits may be so slow that they will not be appropriate for sale. On the other hand, the fastest circuits that could be sold for a higher price can be very leaky, and also not very appropriate for sale. A main consequence of power variability is that the power consumption of some circuits will be different than expected, reducing reliability, average life expectancy and warranty of products. Sometimes the circuits will not work at all, due to reasons associated with process variations. At the end, these effects result in lower yield and lower profitability.
To understand these effects, it is necessary to study the consequences of variability in several aspects of circuit design, like logic gates, storage elements, clock distribution, and any other that can be affected by process variations. The main focus of this book will be storage elements.
Authors and Affiliations
Bibliographic Information
Book Title: Protecting Chips Against Hold Time Violations Due to Variability
Authors: Gustavo Neuberger, Gilson Wirth, Ricardo Reis
DOI: https://doi.org/10.1007/978-94-007-2427-3
Publisher: Springer Dordrecht
eBook Packages: Engineering, Engineering (R0)
Copyright Information: Springer Science+Business Media Dordrecht 2014
Hardcover ISBN: 978-94-007-2426-6Published: 17 October 2013
Softcover ISBN: 978-94-017-7794-0Published: 23 August 2016
eBook ISBN: 978-94-007-2427-3Published: 01 October 2013
Edition Number: 1
Number of Pages: XI, 107
Number of Illustrations: 25 b/w illustrations, 51 illustrations in colour